

# A Novel Matched Filter Structure with Neuron MOS Devices\*

Yang Yuan, Yu Ningmei and Gao Yong

(Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China)

**Abstract:** Based on the principle of the neuron MOS device, a novel matched filter structure which is easily realized by neuron MOS is presented and the details of circuit performance is analyzed. Compared to the conventional structure, the number of circuit elements is decreased greatly for the same function. The test chip is fabricated in 0.35 $\mu$ m process, and the measured result shows that the system structure is feasible and effective.

**Key words:** neuron MOS; matched filter; threshold

**EEACC:** 2570D

**CLC number:** TN432

**Document code:** A

**Article ID:** 0253-4177(2004)01-0001-05

## 1 Introduction

In 1991, Shibata and Ohmi presented a new device structure called neuron MOS (abbreviated by neu-MOS or  $\nu$ MOS)<sup>[1]</sup>. In the last 10 years, the device has shown great potential functions in many circuit applications such as multi-logic circuit, VLSI and so on<sup>[2~4]</sup>. In this paper, a new application of this device in matched filter is presented. The circuit structure of a novel matched filter is presented, and the detailed circuit performance is analyzed. It can be seen that the structure introduced in this paper is easily realized by neuron MOS, and the number of devices is decreased greatly compared with the conventional structure. The circuit is simulated by HSPICE, and a test chip was fabricated with 0.35 $\mu$ m IC process, the test result is given also. This matched filter can be used in many fields such as CDMA communication system, image

manipulation and so on.

## 2 Conception of neuron MOS

The symbol of neuron-MOS is shown in Fig. 1. The structure of the device is different from the normal MOSFET. It has multiple input gates coupled to the floating gate through capacitor. The potential of the floating gate  $\phi_f$  is decided by

$$\phi_f = \frac{C_1 V_1 + C_2 V_2 + \dots + C_n V_n}{C_{TOT}} \quad (1)$$

where

$$C_{TOT} = \sum_{i=1}^n C_i$$




Fig. 1 Symbol of  $\nu$ MOS

\* Project supported by National Natural Science Foundation of China (No. 60276017)

Yang Yuan female, was born in 1974, PhD candidate. Her current research interests focus on the novel devices and their new applications.

Yu Ningmei female, was born in 1963, professor. Her research interests are in the high-speed ICs design and processing technologies.

Gao Yong male, was born in 1956, professor. His research interests are in novel power semiconductor devices, ICs CAD, and integrated optoelectronics.

Received 31 May 2003, revised manuscript received 29 July 2003

©2004 The Chinese Institute of Electronics

The total capacitor includes the capacitor  $C_0$  which is the capacitor between the substrate and the floating gate. When the  $\phi$  is less than the threshold of the transistor as seen from the floating gate ( $V_{TH}^*$ ), the transistor will be off; on the contrary, if  $\phi$  is over  $V_{TH}^*$ , the device will be turned on.

That is to say the condition of the transistor being turned on is

$$\frac{C_1 V_1 + C_2 V_2 + \dots + C_n V_n}{C_{TOT}} > V_{TH}^* \quad (2)$$

From Eq. (2), we know that whether the transistor turns on or not is decided by the weighted sum of the voltage applied in the multiple input gates. It is worth to note that the operation of the weighted sum calculation in the device does not produce the power loss. The power loss only occurs during the procedure of the recharge and discharge through the capacitors, which make the circuit composed of this device has the characteristics of low power loss. In addition, although there are many capacitors in the input terminals, they will not affect the operation speed of the device because they are serial to the capacitor  $C_0$ .

### 3 Conventional digital matched filter structure

The structure of conventional digital matched filter (DMF) is shown in Fig. 2<sup>[5]</sup>. The frame S is the sliding register, and the DMF is illustrated in the big dashed frame. Generally, before the sam-




Fig. 2 Structure of conventional digital matched filter

ppling data input to the DMF, it is necessary to quantitate the data. The data in the registers slide to the right one when a sampling data inputs, then

multiply to the fixed PN code, finally the sum of the results is executed. The absolute value of the sum shows the matched degree of the input signal to the PN code. If the absolute value is above a certain value, it is considered that the input signal and the PN code matched well. So, after this, a threshold adjudgement circuit should be designed to output a high or low voltage level as shown in the Figure.

### 4 Novel circuit structure of matched filter based on neuron MOS

Using neuron MOS to realize matched filter, the structure of the matched filter has some difference from the conventional DMF. First, because the  $\nu$ MOS can treat the analog data directly, the sampling data need not to be quantitated instead of being input to the matched filter directly, that is to say A/D converter can be omitted. Secondly, the multiply circuit is replaced by the difference absolute value circuit. To change this, the difference of the two structures is the different adjudgement standard. The sum of the difference absolute values shows the matched degree of the input data to the




Fig. 3 Circuit structure of  $\nu$ MOS matched filter

PN code. If the sum is less than a certain value, it can be considered that the input data and the PN code matched well. In this structure, the sum circuit and the adjudgement circuit are realized by a  $\nu$ MOS inverter. In addition, in this structure, the sliding registers of sampling data are replaced by the shift register of PN code which is more simplified than the former. The circuit structure is shown

in Fig. 3.

## 5 Analysis of the detailed circuit performance

### 5.1 Difference absolute value circuit

The difference absolute value circuit can be easily realized by  $\nu$ MOS as shown in Fig. 4<sup>[4]</sup>. In addition to the assistant switches, the circuit is mainly composed of two  $\nu$ MOS source followers.




Fig. 4 Difference absolute value circuit

To simplify the analysis, we assume that the thresholds of the  $\nu$ MOS seen from the floating gate are zero. Controlling the state of switches, K1~K3 can make the circuit operate at the four phases in turn: reset phase, prepare phase, exchange phase, source follow phase as shown in Figs. 5(a), (b), (c), and (d). At the reset phase, turn on the switches K1 and K3, the potential of the floating gate would be reset to zero. Then turn the switch K3 off to let the circuit enter prepare phase. This time the potential of the floating gate would be still zero. And then turn off the switch K1 to exchange the input signals  $PN_1$  and  $A_1$ , the circuit will enter the exchange phase. This time the potential of the floating gate would be  $A_1 - PN_1$  (the left one) or  $PN_1 - A_1$  (the right one). Finally turn the switch K2 on, one of the source followers that the potential of the floating gate is over zero will be activated, the circuit enter the source follow phase, and the output will follow the greater value of the differences ( $|A_1 - PN_1|$ ).

Compared with the conventional multiple cir-




Fig. 5 Analysis of difference absolute value circuit (a) Reset phase; (b) Prepare phase; (c) Exchange phase; (d) Source follow phase

cuit, the number of devices is decreased greatly. Figure 6 is the simulation result of this circuit by HSPICE. Here we simulate two periods (each period is  $2\mu s$ ), during which the input  $PN_1$  is applied to high voltage level (5V). At the first period, the other input  $A_1$  is applied to 2V. So at the source follow phase, the output of this period should be the difference absolute value of the two inputs that is 3V. At the second period,  $A_1$  is applied to 0V, as a result, at the source follow phase, the output should be 5V. From the figure, it can be seen that the result is complied with the analysis. That is to say, using the difference absolute value circuit, the difference absolute value of each sampling data  $A_i$  and PN code  $PN_i$  can be carried out.




Fig. 6 Simulation result of difference absolute value circuit

### 5.2 Sum and adjudgement circuit

If the sampling data and the PN code matched well, the sum of all difference absolute value circuit

cells should be less than a certain value  $V^*$ , so the following circuit should output a high voltage level when

$$\sum |PN_i - A_i| = \sum V_{OUTi} \leq V^*$$

This function called sum and adjudgement function can be realized by a  $\nu$ MOS inverter as shown in Fig. 7. Take the capacitors as the relationship of  $C_1 = C_2 = C_3 = \dots = C_n$ , and  $C_0 \ll (C_1 + C_2 + C_3 + \dots + C_n)$ , then the potential of the floating gate  $\phi_f$  would be

$$\phi_f = \frac{C_1 V_{OUT1} + C_2 V_{OUT2} + \dots + C_n V_{OUTn} + C_{n+1} V_{adj}}{C_{TOT}}$$

$$\approx \frac{1}{n+1} \sum (V_{OUT1} + V_{OUT2} + \dots + V_{OUTn} + V_{adj})$$




Fig. 7  $\nu$ MOS inverter

If it is less than the threshold of the inverter  $V_{INV}^*$ , the inverter will output a high voltage level. On the contrary, if it is over  $V_{INV}^*$ , the output will be at low voltage level. That is to say when

$$\sum (V_{OUT1} + V_{OUT2} + \dots + V_{OUTn}) \leq (n+1)V_{INV}^* - V_{adj}$$

the output will be at high voltage level. Here adding the terminal  $V_{adj}$  is used to adjust the threshold value of the adjudgement circuit.

## 6 Experiment result

We fabricated a test chip for four sampling data. Figures 8(a) and (b) is the photograph of the difference absolute value circuit and  $\nu$ MOS inverter. Figure 8(c) is the test result of the difference absolute value circuit. Here one of the input signals  $PN_1$  is applied to 1V. The other input  $A_1$  is applied




Fig. 8 Photographs of test chip and test result  
(a) Difference absolute value circuit; (b)  $\nu$ MOS inverter; (c) Test result of difference circuit; (d) Test result of the test chip

to 1, 2, 3, 0.5, and 0V as shown in the figure. The time when the switch /K2 is at the high level is the phase of source follow. Each difference absolute value of the two input voltages is 0, 1, 2, 0.5, and 1V, so at each source follow phase the output  $V_{OUT1}$

should be 0, 1, 2, 0.5, and 1V. From the results, we can know that the outputs are mostly conformed with the simulation results. Figure 8(d) is the test result of the test chip. We tested two groups data. For the first group the four sampling data are 0, 4.5, 4.5, and 4.5V. The PN codes are 1(5V), -1(0V), 1(5V), and 1(5V). For the second group the four sampling data are 4.5, 0, 4.5, and 4.5V. The PN codes are the same as the first group. It can be seen that for the first group, the PN code does not match the sampling data well, but for the second group, the two signals match well. So the output should be at low voltage level at the source follow phase for the first group and high voltage level for the second group. Here the time when the switch K2 is at the low voltage level is the phase of source follow. From the figure, it can be seen that the result is complied with the analysis.

## 7 Conclusion

A novel matched filter structure based on neuron MOS is presented. Compared with the conven-

tional digital matched filter (DMF), the structure is much more simplified and the number of devices is decreased greatly. The experiment result of the test chip shows that the circuit structure is properly.

## References

- [1] Shibata T, Ohmi T. A functional MOS transistor featuring gate-level weighted sum and threshold operations. *IEEE Trans Electron Devices*, 1992, 39(6): 1444
- [2] Shibata T, Ohmi T. Neuron MOS voltage-mode circuit technology for multiple-valued logic. *IEICE Trans Electron*, 1993, 76(3): 347
- [3] Kotani K, Shibata T, Ohmi T. Impact of high precision processing on the functional enhancement of neuron-MOS integrated circuits. *IEICE Trans Electron*, 1996, 97(3): 407
- [4] Shibata T. Intelligent signal processing based on a psychologically-inspired VLSI brain model. *IEICE Trans Fundamentals*, 2002, E85-A(3): 600
- [5] Hu Hanying, Wu Jiangxing, Cai Bin, et al. The applications of matched filters in CDMA communications. *Journal of Circuits and Systems*, 1999, 4(4): 68(in Chinese)[胡捍英, 郭江兴, 蔡斌, 等. CDMA 通信中匹配滤波器的应用. *电路与系统学报*, 1999, 4(4): 68]

## 用神经元 MOS 结构实现的一种新型匹配滤波器\*

杨 媛 余宁梅 高 勇

(西安理工大学电子工程系, 西安 710048)

**摘要:** 在神经元 MOS 基本工作原理的基础上, 提出了一种新型的匹配滤波器结构, 并对具体电路进行了分析. 与传统的匹配滤波器相比, 具有结构简单的优点, 大大减少了器件数目. 最后给出了测试芯片的结果, 验证了电路的可行性.

**关键词:** 神经元 MOS; 匹配滤波器; 阈值

**EEACC:** 2570D

**中图分类号:** TN432

**文献标识码:** A

**文章编号:** 0253-4177(2004)01-0001-05

\* 国家自然科学基金资助项目(批准号: 60276017)

杨 媛 女, 1974 年出生, 博士研究生, 主要研究方向为集成电路和新型器件及其应用.

余宁梅 女, 1963 年出生, 博士, 教授, 研究领域为集成电路设计及工艺技术.

高 勇 男, 1956 年出生, 教授, 博士生导师, 目前主要从事新型功率半导体器件及集成电路 CAD 和半导体光电集成的研究.

2003-05-31 收到, 2003-07-29 定稿

©2004 中国电子学会