

SCDI Flash Memory Device III: Experiments and Characteristics*

Ou Wen and Qian He

(Microelectronics Research & Development Center, The Chinese Academy of Sciences, Beijing 100029, China)

Abstract: Step channel direct injection(SCDI) flash memory device is successfully achieved by 1.2 μ m CMOS technology, moreover good performance is obtained. At the bias condition of $V_g = 6V$, $V_d = 5V$, the programming speed of SCDI device is 42 μ s. Under the condition of $V_g = -8V$, $V_s = 8V$, the erasing speed is 24ms. Compared with the same size of conventional flash memory device whose corresponding parameters are 500 μ s and 24ms, respectively, the performance of SCDI device is remarkably improved. During manufacturing of SCDI device, the key technologies are to make the shallow step with appropriate depth and angle, along with eliminating the etch damage during the process of Si₃N₄ spacer.

Key words: SCDI; flash memory; programming speed; key technology

EEACC: 2550; 2560

CLC number: TN303

Document code: A

Article ID: 0253-4177(2004)05-0497-05

1 Introduction

Researchers all over the world have done a lot of work to improve the characteristics of programming/erasing speed of flash memory device^[1~21]. All the aims are to advance the programming/erasing speed along with lowering the operating voltage, and to make it compatible with standard CMOS technology. The severe challenge to make flash memory device compatible with CMOS device is its higher programming/erasing voltage. In flash memory, it needs charge pump circuit to produce high voltage. That means there must be a high voltage device(10~15V) in flash memory circuit. This makes it difficult to manufacture and spends costly. If the operating voltage can be lowered to

the level as the same as that of the CMOS device, it can be made by the standard CMOS technology and meet the requirement of SOC application.

The purpose of SCDI device proposed here is to improve programming/erasing speed and to lower the operating voltage. From the simulation results^[22], this structure with a shallow step being made in the mid-channel can change the electric field in the mid-channel. This electric field distribution caused the carrier injection occurring in the middle of the channel, and improved the injection efficiency and lowered the operating voltage. This paper gives a detailed description about the processing technology and a detailed analysis on experimental results. During the process of SCDI device, the key technologies are to make the shallow step and etch the Si₃N₄ spacer with high selectivity

* Project supported by Special Funds for National Key Basic Research Plan of China(No. G20000365) and National Natural Science Foundation of China(No. 60276023)

Ou Wen male, was born in 1966. His research is in physics of semiconductor devices and novel technology in ULSI.

Qian He male, was born in 1963, PhD. His research is in ULSI technology, new devices, and new technologies.

Received 13 August 2003, revised manuscript received 17 November 2003

©2004 The Chinese Institute of Electronics

to SiO_2 , then, eliminate the damage of etching. The other processes are the same as the standard CMOS processes. Under the bias condition of $V_g = 6\text{V}$, $V_d = 5\text{V}$, the programming speed of SCDI device is $42\mu\text{s}$. Under the condition of $V_g = -8\text{V}$, $V_s = 8\text{V}$, the erasing speed is 24ms . Compared with the same size of conventional flash memory device whose corresponding parameters were $500\mu\text{s}$ and 24ms , the performance of SCDI device has been remarkably improved. At the same time, the measurement in lower operating voltage is done, and the results show that this SCDI device can work in a lower operating voltage. This make it suitable for SOC application.

2 Experiment

The main process flow is described below. The device was fabricated by adopting $1.2\mu\text{m}$ design rule and CMOS process technology. The starting wafer was p 100 silicon. After the field oxidation formed, a step of 80nm high was made (as shown in Fig. 1(a)). The angle of the step was about 90° . Then a sacrifice oxide was grown and V_{th} adjustment implantment was done. The sacrifice oxide was used to protect the silicon surface during the implantment process and remove the etching damage generated during the step formation. In the mean time, this sacrifice oxidation could make the step slightly sloped. After removing the sacrifice oxide, 10nm oxide and 80nm nitride were grown by oxidation and LPCVD, respectively. A etching back process with high selectivity to SiO_2 was performed to form nitride spacer (as shown in Fig. 1(b)) in order to avoid damaging the gate oxide. The Si_3N_4 etching process requires a higher selectivity to SiO_2 . Then the damaged gate oxide was removed by HF solution (as shown in Fig. 1(c)) and gate oxide was grown again, so the damage caused by the Si_3N_4 etching back process can be eliminated. The rest of the processes were the same as that of the conventional flash memory. Table 1 shows the main processes and parameters of the SCDI device.




Fig. 1 Key processes for SCDI structure device
(a) Field oxidation, lithograph for shallow step, etching shallow step; (b) Gate oxide formation, LPCVD Si_3N_4 , Si_3N_4 spacer etching, sacrifice oxide, V_{th} adjustment implantment; (c) Remove damaged gate oxide; (d) Gate oxide reformation, LPCVD poly1, oxide/nitride/oxide multiple films, LPCVD poly2, LTO

Table 1 Key process parameters

Parameter	Value
W/L	$1.2\mu\text{m}/1.2\mu\text{m}$
Height of the mesa	80nm
Angle of the mesa	$70^\circ \sim 80^\circ$
V_{th} adjust implantment	BF_2 , 25keV , 4×10^{12}
Thickness of gate oxide	11nm
Thickness of first ploy-silicon	150nm
Effective thickness of ONO	25nm
Thickness of second poly-silicon	350nm
Source/drain implantment	As^+ 70keV , 3×10^{15}

3 Results and analysis

Figure 2 shows that the program performance of these two devices. It indicates that the SCDI device has higher programming speed than the conventional flash memory device. The program condition is $V_d = 5\text{V}$, $V_g = 15\text{V}$. The program time of SCDI device is about $42\mu\text{s}$. But the program time of




Fig. 2 Comparison of programming speed

conventional device is about $500\mu\text{s}$, which is much longer than $42\mu\text{s}$. This proved that SCDI device can improve the program speed remarkably. Figure 3 shows the comparison of erasing speed. There is no distinct difference in erasing time between these two devices due to the same FN tunnel mechanism. The problem of over erasing is one of the disadvantage of conventional flash memory device. From the shape of curves in Fig. 3, we can see that




Fig. 3 Comparison of erasing speed

there is over erasing in conventional device, however, in SCDI device, this problem was restrained. Figure 4 shows the comparison of tunnel current between these two devices. These results were measured by the reference MOS device which has only the floating gate without making the ONO and control gate in the same process flow. The results show that the injection current of SCDI device is much higher than that of conventional device, and it also proved that the SCDI device can work in a lower operating voltage without degrading the performance compared with the conventional device. Figure 5 shows the drain currents of these

two devices, the drain current of SCDI device is less than that of conventional device, so the injection efficiency (defined as I_g/I_d) of SCDI device was about 1000 times than that of conventional device. The SCDI device obtained remarkable improvement in programming speed and injection efficiency.




Fig. 4 Comparison of tunnel current




Fig. 5 Comparison of drain current

Figure 6 shows the influence of drain voltage on program speed. In this figure, we can see that the drain voltage has less effect on the program speed. It was expected that the shallow step in the mid-channel makes the gate voltage also accelerate the hot carriers to be injected into the floating




Fig. 6 Influence of drain voltage on program speed

gate. This means that lowering the drain voltage will not distinctly decrease the accelerated electric field (the lateral electric field). This result shows that the operating voltage (i. e. drain voltage, gate voltage) can be reduced because in SCDI device both drain voltage and gate voltage accelerate the carriers and pull them into the floating gate. Whereas in conventional device only drain voltage accelerates the carriers.

Figure 7 shows the threshold voltage shift after baking for 200h at 200°C. These results show that the data stored in SCDI device can be kept as long as 10000h, which can meet the requirements of applications and also indicate the SCDI device is reliable. Figure 8 shows the endurance characteristics of SCDI device. It shows that SCDI device has good writing/erasing performance because the difference




Fig. 7 Reliability of SCDI device




Fig. 8 Endurance characteristics of SCDI device

in Fig. 8, between the program V_{th} shift and the erasing V_{th} shift is nearly the same. The threshold voltage increased with increasing the writing/erasing cycles. This may be caused by the trap in the Si_3N_4 spacer. After programming, some charges

maybe trapped in the Si_3N_4 . This will increase the threshold voltage of SCDI device.

4 Conclusion

The experiment results show that SCDI structure flash memory device remarkably improved the programming speed and injection efficiency. The injection efficiency has been improved by the ratio of 1000 by comparison with that of the conventional flash memory device. Along with the improvement in injection efficiency, the operating voltage of the SCDI device can be lowered. The application in portable system is available.

Acknowledgement The authors would like to thank Prof. Xu Qiuxia, Prof. Hu Huanzhang, Mr. Yu Xiongfei, Ding Mingzheng, Hou Ruibing, Jiang Haojie, Chen Liqiang, Zhou Suojing for their help.

References

- [1] Ou Wen, Li Ming, Qian He. A novel non-planar cell structure for flash memory. Chinese Journal of Semiconductors, 2002, 23(11): 1158
- [2] Pan Liyang, Zhu Jun, Liu Zhihong, et al. A novel flash memory using band-to-band tunneling induced hot electron injection to program. Chinese Journal of Semiconductors, 2002, 23(7): 690
- [3] Pan Liyang, Zhu Jun, Liu Kai, et al. Novel p-channel selected n-channel divided bit-line NOR flash memory using source induced band-to-band hot-electron injection programming. Chinese Journal of Semiconductors, 2002, 23(10): 1031
- [4] Vanhoudt J, Heremans P, Deferm L, et al. Analysis of the enhanced hot-electron injection in split-gate transistors useful for EEPROM applications. IEEE Trans Electron Devices, 1992, 39(5): 1150
- [5] Pein H B, Plummer J D. Performance of the 3-D sidewall flash EPROM cell. IEDM, 1993: 11
- [6] Hisamune Y S, Kanamori K, Kubota T, et al. A high capacitive-coupling ratio(HICR) cell for 3 V-only 64Mbit and future flash memories. IEDM, 1993: 19
- [7] Ohnakado T, Mitsunaga K, Nunoshita M, et al. Novel electron injection method using band-to-band tunneling induced hot electron(BBHE) for flash memory with a P-channel cell. IEDM, 1995: 279
- [8] Yamauchi Y, Yoshimi M, Sato S, et al. A new cell structure

- for sub-quarter micron high density flash memory. IEDM, 1995: 267
- [9] Hu C Y, Kencke D L, Banerjee S K. Substrate-current-induced hot electron (SCIHE) injection: a new convergence scheme for flash memory. IEDM, 1995: 283
- [10] Ranaweera J, Kalastirsky I, Gulersen E, et al. A novel programming method for high speed, low voltage flash EEPROM cells. Solid-State Electron, 1996, 39(7): 981
- [11] Connor K J O, et al. A novel CMOS compatible stacked floating gate device using TiN as a control gate. Sympo VLSI Tech Dig Tech Papers, 1997: 61
- [12] Chen Weiming, et al. A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN). Symp VLSI Tech Dig Tech Papers, 1997: 63
- [13] Bude J D, Mastrapasqua M, Pinto M R, et al. Secondary electron flash: a high performance, low power flash technology for 0.35 μm and below. IEDM, 1997: 279
- [14] Kim D M, Cho M K, Kwon W H. Stacked gate mid-channel injection flash EEPROM cell-Part I: programming speed and efficiency versus device structure. IEEE Trans Electron Devices, 1998, 45(8): 1696
- [15] Kitamura T, Kawata M, Honma I, et al. A low voltage operating flash memory cell with high coupling ratio using horned floating gate with fine HSG. Symp VLSI Tech Dig Tech Papers, 1998: 104
- [16] Ogura S, Hori A, Kato J, et al. A novel step stack NOR cell for low voltage flash. Symp VLSI Tech Dig Tech Papers, 1998: 106
- [17] Imamiya K, Sugiwara Y, Nakamura H, et al. A 130mm², 256-Mbit NAND flash with shallow trench isolation technology. IEEE J Solid-State Circuits, 1999, 34(11): 1536
- [18] Ranaweera J, Ng W T, Salama C A T. Simulation, fabrication and characterization of a 3.3V flash ZE2PROM array implemented in a 0.8 μm CMOS processes. Solid-State Electron, 1999, 43: 263
- [19] Satoh S, Nakamura T, Shimizu K, et al. A novel gate-offset NAND cell(GOC-NAND) technology suitable for high-density and low-voltage-operation flash memories. IEDM, 1999: 271
- [20] Kim D M, Cho M K, Kwon W H. Stacked gate mid-channel injection flash EEPROM cell-Part II: analysis of gate current and modeling of programming characteristics. IEEE Trans Electron Devices, 1998, 45(8): 1696
- [21] Versari R, Pieracci A, Morigi D, et al. Fast tunneling programming of nonvolatile memories. IEEE Trans Electron Devices, 2000, 47(6): 1297
- [22] Ou Wen, Qian He. SCDI flash memory device I: simulation and analysis. Chinese Journal of Semiconductors, 2004, 25: 361

SCDI 结构快闪存储器件III: 实验与器件特性*

欧 文 钱 鹤

(中国科学院微电子研究所, 北京 100029)

摘要: 采用 1.2 μm CMOS 工艺技术制作出台阶沟道直接注入(SCDI)快闪存储器件, 该种器件具有良好的器件特性. 在 $V_g=6\text{V}$, $V_d=5\text{V}$ 的编程条件下, SCDI 器件的编程速度是 42 μs , 在 $V_g=8\text{V}$, $V_s=8\text{V}$ 的擦除条件下, SCDI 器件的擦除速度是 24ms. 与相同器件尺寸的普通平面型的快闪存储器件相比, SCDI 器件的特性得到了显著地提高. 在制作 SCDI 器件的工艺中, 关键技术是制作合适的深度和倾斜角度的浅的台阶, 同时减少在制作 Si_3N_4 侧墙的刻蚀损伤.

关键词: SCDI 器件; 快闪存储器; 编程速度; 工艺优化; 关键技术

EEACC: 2550; 2560

中图分类号: TN303

文献标识码: A

文章编号: 0253-4177(2004)05-0497-05

* 国家重点基础研究专项经费(批准号: G20000365)和国家自然科学基金(批准号: 60276023)资助项目

欧 文 男, 1966 年出生, 主要研究兴趣为半导体器件物理、超大规模集成电路工艺技术.

钱 鹤 男, 1963 年出生, 博士, 主要研究兴趣为新器件、新工艺技术研究.

2003-08-13 收到, 2003-11-17 定稿