2004年11月

A Novel Polysilicon and Oxide Sandwich Deep Trench with Field Limiting Ring for RF Power Transistors*

Chee Chenjie¹, Fu Jun¹, Wang Junjun² and Liu Litian²

(1 Department of Physics, Hainan Normal University, Haikou 571158, China) (2 Institute of Microelectronics, Tsinghua University, Beijing 100084, China)

Abstract: A vertical sandwich deep trench with a field limiting ring is proposed to improve the breakdown voltage of power devices and high voltage devices. Simulation result shows that nearly 100% breakdown voltage of the plane junction can be realized.

Key words: deep trench; field limiting ring; breakdown voltage

EEACC: 2550E; 1350F; 2560

CLC number: T N 323* . 4 Document code: A Article ID: 0253-4177(2004) 11-1398-05

1 Introduction

The breakdown voltage is one of the most important characteristics of power semiconductor devices and high voltage devices. It is well known that curvature of junction causes increase in electric field strength at local areas so that a premature breakdown will take place^[1]. The curvature of junction for RF devices will bring much lower breakdown voltage due to its shallow junction. Various junction termination techniques, for example, field limiting rings (FLR)^[2,3], field plates^[4-6], reduced surface field (RESURF)^[7], junction terminations extension^[8], semi-insulating polycrystalline silicon (SIPOS)^[9], have been reported to improve breakdown voltage of semiconductor devices.

In recent years, a deep trench has been widely used in isolation^[10,11]. In this paper, we proposed a deep trench, which is filled with a sandwich dielectric between p⁺ type region and n type region and is combined with FLR, to eliminate the cylindrical

junction and spherical junction completely. In the structure undoped polysilicon is deposited into the middle of silicon oxide in the deep trench to form a lateral sandwich structure of silicon oxide-polysilicon-silicon oxide. Then the breakdown voltage of device with the sandwich deep trench structure is very approximate to that of the plane junction of devices which could get a lower leakage current than that of the normal structure. Additionally, a cut-off frequency can also be improved by reducing the collector junction capacitor. The characteristics of breakdown voltage of device are investigated by using the two-dimensional simulator, ATLAS of SILIVAC Corporation.

2 Breakdown characteristics of a deep trench filled with silicon oxide

The simulation is based on a simple RF BJT. The BJT's parameters are listed as following: Emitter junction depth is $0.1\mu m$, collector

^{*} Project supported by 985 Program of Tsinghua University (No. 2000012)

Chee Chenjie male, professor. His research activities are MEMS, RFIC and devices.

junction depth is $0.3\mu m$, concentration of epitaxial n^- layer is $5 \times 10^{15} cm^{-3}$, the thickness of epitaxial n^- layer is $5.5\mu m$, surface concentration of base is $5 \times 10^{18} cm^{-3}$, surface concentration of emitter is $1 \times 10^{20} cm^{-3}$.

The breakdown voltage for a single-sided abrupt junction can be calculated

BV
$$\approx 60 \times (1 \times 10^{-16} N_B)^{-0.75}$$

So BV_{CB}* = 101V for $N_c = 5 \times 10^{15} \text{cm}^{-3}$. The BV_{CB} is the approximate value of the collector junction.

The deep trench of width $1\mu m$ and depth $5\mu m$ filled with silicon oxide is added to two sides of the BJT. Electric equipotential curve of the device with the deep trench in which silicon oxide is filled is shown in Fig. 1. In the active region, the peak of electric field appears at the border of the active region, near the metallurgical junction. The equipotential lines in active region, however, are relaxed for device with deep trench structure so that breakdown voltage is increased.




Fig. 1 Potential of deep trench filled in silicon oxide BJT with $1\times 5\mu\mathrm{m}$

The breakdown voltages of device with deep trench are calculated versus trench depth and width. A depth is a key parameter to breakdown voltage for the deep trench structure. It shows that the breakdown voltage of device with 1. 2μ m deep silicon oxide trench gets almost the same as that of p⁺ FLR with same depth by simulation. Apparently, the device with deep trench which is filled with silicon oxide has lower leakage current than the one with p⁺ FLR. As we know, it is difficult to fab-

ricate deep p⁺ diffusion junction because it will take so long time at very high temperature and increase the defects of the epixatial layer. However, it is easy to form a deep trench by inductively coupled plasma (ICP) etching technique, which has high aspect ratio (HAR).

When the depth of trench filled with silicon oxide is 1. $2\mu m$ at $1\mu m$ width, breakdown voltage is about 54V (when $I_c = 1 \times 10^{-14} \,\mathrm{A/\mu m}$). While the depth of trench is 5μ m, the breakdown voltage is 65.5V. The voltage increases to 79.4V as width increases to $3\mu m$. The wider a trench is, the higher breakdown is, seen in Fig. 2. It can be found that the equipotential electric lines in the trench can relax and smooth those lines in the active region. So a wider trench FLR will provide a higher breakdown voltage. When the width of trench reaches over 2. 5µm, saturation phenomenon of breakdown voltage appears. As the trench becomes too wider, the equipotential lines in the trench will be much more relaxant than those in the active region. The wider trench has less effect on smoothing equipotential lines in the active region, so the saturation phenomenon appears.




Fig. 2 Breakdown voltage versus width of trench

3 Polysilicon and silicon oxide sandwich deep trench FLR

The breakdown voltage increases as the increase of width of the deep trench. The wider the deep trench, the higher breakdown voltage. The breakdown voltage is 79.4V for the concentration of epitaxial n⁻ layer 5×10^{15} cm⁻³, when the width of deep trench is 3μ m. The much wider trench will

be required when a higher breakdown voltage is needed, which will bring difficulty in process. It takes a very long time to fill the deep trench and brings much large interior stress after the wafer undergoes the subsequent high temperature processes. The interior stress will induce many defects in crystal and decrease reliability of device. Therefore undoped polysilicon is filled between both sides of silicon oxide in the deep trench to overcome the shortcoming. The stress of substrate will be reduced because thermal expansion coefficient of silicon is similar to that of polysilicon, and the breakdown voltage will be increased for the sandwich structure. The electric equipotential distribution is shown in Fig. 3. The parameters of the new structure are 2μ m for width of the whole trench, $1\mu m$ for the width of the polysilicon, $5\mu m$ for the depth of the whole trench, and the rest parameters are the same as those of the deep trench filled with silicon oxide.




Fig. 3 Potential in BJT of sandwich deep trench with FLR $\,$

The whole polysilicon is an equipotential body in the trench, as shown in Fig. 3. The electric equipotential divides the oxide into two parts: on the top and bottom of silicon oxide. By simulation, we find the sandwich deep trench structure filled with polysilicon and oxide can realize much higher breakdown voltage than a deep trench only filled with silicon oxide. When the sustained voltages which are divided by top and bottom of silicon oxide are in the optimum proportion, the electric field

in the metallurgical junction region will be decreased and the breakdown point will be moved down toward the bottom of active region, seen in Fig. 3. The premature breakdown at the metallurgical junction region is restrained.

Polysilicon, silicon oxide, and epitaxial layer compose MOS structure. Holes, most of which contribute to the avalanche current are produced in the region of n⁻ epitaxial region near trench. The higher electric field produced by the crowd equipotential lines at collector junction trends to accelerate these holes in the same area where the breakdown occurs. The holes can pick up sufficient energy to overcome the energy barrier between the interface of silicon and oxide, and be injected into the silicon oxide where some of them will be trapped^[12]. So the field decreases and the breakdown voltage increases to compensate for the trapped positive charge.

The field plate is placed on top of the deep trench. It is because when high reverse voltage is supplied, polysilicon becomes "electron trap" due to MOS phenomenon. The reverse voltage in the polysilicon greatly increases the voltage sustained by the silicon oxide. So field plate should be added to release the reverse voltage in the polysilicon body. By simulation, we find the breakdown is not sensitive to the length of the field plate; the length overlapping the polysilicon is enough.

So we aim to reach the optimum proportion of the voltages sustained by top oxide and bottom oxide by adjusting the thickness of top oxide and bottom oxide. See in Fig. 4, 0. 2μ m thick top oxide is the optimum value in consideration of breakdown voltages ($I_c = 1 \times 10^{-14} \text{A}/\mu\text{m}$). It seems the thinner silicon oxide in the bottom will bring advantages because the lateral influence will be reduced. But it will increase the electric field in this region. The breakdown will take place in the silicon oxide if the silicon oxide in the bottom is too thin. The leakage current along the lateral and the bottom border will also increase. When the thickness in the bottom of silicon oxide reaches 100% depth of trench,

the device comes back to the case with only oxide filling deep trench. We find that the thickness of the silicon oxide in the bottom of trench is 20% ~ 30% of the depth of the whole trench is the optimum case. In this case, the breakdown voltage is the highest and the leakage current is medium.




Fig. 4 Breakdown voltage of devices versus top thickness

So we get the optimum parameters: $0.2\mu m$ thick top oxide and $1\mu m$ thick bottom oxide. By simulation, the device with these parameters realizes 105V of breakdown voltage ($I_c = 1 \times 10^{-14} \text{A/} \mu m$). This breakdown voltage is 104% to BV_{CB}^* .

4 Conclusion

We presented a novel sandwich structure of a deep trench combining with field limiting ring to improve the breakdown voltage of RF power BJT. When using 2 or 3μ m wide and 5μ m deep silicon oxide trench, the breakdown voltage will increase to around 79% of that of plane junction. And when we add polysilicon and silicon oxide sandwich in the deep trench FLR, the depth of the trench is no longer the only decisive parameter. We realize close to 100% breakdown voltage of plane junction due to the field at metallurgical junction being restrained by voltage division in oxide and the walkout phenomenon at the metallurgical junction. The results presented are almost independent of the epitaxial layer thickness and the junction depth.

References

- [1] Saraswat K C, Meindl J D. Breakdown walkout in planar p-n junction. Solid-State Electron, 1978, 21: 813
- [2] Bae D G, Chung S K. An analytical model for punch-though limited breakdown voltage of planar junction with multiple floating field limiting rings. Solid-State Electron, 2000, 44: 2109
- [3] Nezar A, Salama C A T. Breakdown voltage in LDMOS transistor using internal field rings. IEEE Trans Electron Devices, 1991, 38(7): 1676
- [4] Yang K, Byeon D S. Optimum design of the field plate in the cylindrical p⁺ n junction: analytical approach. Solid-State Electron, 1998, 42(9):1651
- [5] Goud C B, Bhat K N. Two-dimensional analysis and design considerations of high-voltage planar junctions equipped with field plate and guard ring. IEEE Trans Electron Devices, 1991, 38(6): 1497
- [6] Goud C B, Bhat K N. Breakdown voltage of field plate and field-limiting ring techniques: numerical comparison. IEEE Trans Electron Devices, 1992, 39(7): 1768
- [7] Appels J A, Vaes H M J. High voltage thin layer devices (RESURF devices). 25th IEDM, 1979: 238
- [8] Yilmaz H. Optimization and surface charge sensitivity of highvoltage blocking structures with shallow junction. IEEE Trans Electron Devices, 1991, 38(7): 1666
- [9] Jaume D, Charitat G, Reynes J M, et al. Polycrystalline silicon (SIPOS) high-voltage planan devices using field plate and semi-resistive layers. IEEE Trans Electron Devices, 1991, 38 (7): 1681
- [10] Zhou Rong, Hu Sifu, Li Zhaoji, et al. Deep-trench termination of bipolar RF power devices. Chiense Journal of Semiconductors, 2003, 24(8): 396(in Chinese) [周蓉, 胡思福, 李肇基, 等. 双极 RF 功率管的深阱结终端. 半导体学报, 2003, 24(8): 396]
- [11] Dragomirescu D, Charitat G, Morancho F, et al. Novel concepts for high voltage junction termination techinques using very deep trenches. Proceedings of the International Semiconductor Conference, CAS, 1999
- [12] Tsang Y L, Aitken J M. Junction breakdown instabilities in deep trench isolation structures. IEEE Trans Electron Devices, 1991, 38(9):2134

1402 半 导 体 学 报 25 卷

射频功率晶体管的多晶硅二氧化硅夹心深槽场限制环新结构*

齐臣杰1 傅 军1 王军军2 刘理天2

(1 海南师范大学物理系,海口 571158) (2 清华大学微电子所,北京 100084)

摘要:提出一种二氧化硅/多晶硅/二氧化硅夹心深槽场限制环新结构来提高晶体管的击穿电压.模拟结果显示,该结构可以使射频功率双极性晶体管的击穿电压几乎 100% 达到平行平面结的理想值.

关键词: 击穿电压; 场限制环; 射频功率器件; 夹心槽

EEACC: 2550E; 1350F; 2560

中图分类号: TN 323*.4 文献标识码: A 文章编号: 0253-4177(2004)11-1398-05

^{*} 清华大学 985"基金资助项目(批准号: 2000012) 齐臣杰 男, 教授, 研究领域包括 MEMS、射频电路与器件. 2004-02-29 收到, 2004-05-28 定稿