

A Novel Sub-50nm Poly-Si Gate Patterning Technology*

ZHANG Sheng-dong, HAN Ru-qi, LIU Xiao-yan, GUAN Xu-dong, LI Ting and ZHANG Da-cheng

(Institute of Microelectronics, Peking University, Beijing 100871, China)

Abstract: A novel low-cost sub-50nm poly-Si gate patterning technology is proposed and experimentally demonstrated. The technology is resolution-independent, i. e., it does not contain any critical photolithographic steps. The nano-scale masking pattern for gate formation is formed according to the image transfer of an edge-defined spacer. Experimental results reveal that the resultant gate length, about 75 to 85 percent of the thickness, is determined by the thickness of the film to form the spacer. From SEM photograph, the cross-section of the poly-Si gate is seen to be an inverted-trapezoid, which is useful to reduce the gate resistance.

Key words: poly-Si gate; sub-50nm; image transfer; lithography

EEACC: 2550G; 2530F

CLC number: TN405

Document code: A

Article ID: 0253-4177(2001)05-0565-04

1 Introduction

Feature size of MOS devices has been scaled down into sub-100nm regime after the development for more than two decades, aiming at obtaining higher packing density, faster circuit speed and lower power dissipation^[1]. However, the traditional optical photolithographic technique leaves a lot to be desired in bringing MOS devices into the sub-100nm regime, though it is progressing rapidly in recent years^[2]. Gate patterning is one of the most important technologies in the sub-100nm generation. High-resolution patterning of critical features for sub-100nm devices is investigated by using X-ray lithography^[3], electron beam lithography^[4], extreme ultraviolet (EUV) lithography^[5], etc. However, it cannot be put into practice very soon because of a lot of unsolved technical problems and

the requirements of the complicated and high-cost equipment. Simple and low-cost patterning techniques for sub-100nm devices have attracted much attention. Photoresist ashing technique proposed by Chung^[6] is a low-cost method, but owing to the additional electron beam lithographic step during the sub-100nm gate fabrication^[7], it is difficult to have the resist-ashing process under good control.

In this paper, a novel resolution-independent lithographic sub-50nm gate patterning technique, called edge-defined patterning, is proposed, with which 40nm poly-Si gates have been fabricated successfully. Experimental results show that it can offer excellent uniformity and controllability.

2 Experiments

Schematic cross-sections of the major fabrication processes of sub-50nm poly-Si gate line are

* Project Supported by Special Funds for Major State Basic Research Projects (Contract No. G20000356).

ZHANG Sheng-dong was born in 1964. He is currently a Ph. D candidate. His research areas are the physics, structure and technologies of novel semiconductor devices.

HAN Ru-qi was born in 1938. He is currently a professor. His research areas are the nanoscale semiconductor device physics, modeling and structure.

Received 10 November 2000, revised manuscript received 10 January 2001

©2001 The Chinese Institute of Electronics

shown in Fig. 1. The starting substrate is 100mm P-type silicon wafer with ρ being $10\text{--}20\Omega \cdot \text{cm}$. After the thermal growth of a 5nm gate oxide, 200nm gate poly-Si, 50nm buffer nitride and again 200nm sacrificial poly-Si were deposited orderly by LPCVD as shown in Fig. 1(a). Then, a conventional lithographic step was done with the sacrificial poly-Si film etched to form sidewalls, seen in Fig. 1(b). After the deposition of 50nm oxide by LPCVD, it was etched by reactive ion etch (RIE). As a result, the oxide spacers were formed against the sidewalls of the sacrificial poly-Si layer, seen in Fig. 1(c). The residual sacrificial poly-Si layer was subsequently moved into the KOH solution. After that, all the buffer nitride films except for those masked by oxide spacers were etched by RIE, as is shown in Fig. 1(d). The oxide spacers were then moved into the BOE solution. Consequently, as is shown in Fig. 1(e), the rectangle nitride caps were formed to mask the gate poly-Si. At last, the poly-Si film was etched by RIE and the nitride caps were moved into hot H_3PO_4 , seen in Fig. 1(f). Obviously, no critical photolithographic step is needed, that is to say, the technology is resolution-independent.




FIG. 1 Schematic Cross-Sections of Major Fabrication Processes of Sub-50nm Poly-Si Gate

For the sake of comparison, the technology proposed by Horstmann^[8] *et al.*, with a major pro-

cedure being shown in Fig. 2, was also demonstrated according to above steps, where the oxide was used as the sacrificial layer and the nitride as the material to form the spacers, was used directly as the masking layer in the poly-Si gate formation.




FIG. 2 Schematic Cross-Section of Major Procedure During Fabrication in Reference[8]

3 Discussions and Results

Figure 3 shows a SEM photograph of the cross-section of a 40nm poly-Si gate line fabricated in this experiment. SEM measurement reveals that the lengths of the poly-Si gate lines are about 75 to 85 percent of the thickness of the oxide to form spacers. And, the lengths depend upon the thickness of the oxide, if only the sacrificial poly-Si is




FIG. 3 SEM Photograph of Cross-Section of a 40nm Poly-Si Gate Fabricated by Using Technology Proposed in This Work

twice as thick as that of the oxide at least. In this way, excellent uniformity and controllability of gate length can be obtained. The smallest thickness of the oxide used in this work is 50nm. So, the poly-Si gates with length shorter than 40nm are expected to be obtained by using this method if the thickness of the oxide is thinner than 50nm. Seen in Fig. 2, the cross-section of the gate is in the shape

of inverted-trapezoid. The inverted-trapezoid gate has lower resistance than the trapeziform or rectangular one, because at the same gate length and thickness, inverted-trapezoid has larger cross-sectional area. Therefore, the novel edge-defined gate patterning technology is more suitable for the sub-100nm generation applications.

Figure 4 shows a SEM photograph of the cross-section of a 150nm poly-Si gate line fabricated with the technology proposed in Reference[8], which is seen to be an irregular polygon, as is consistent with the results reported in Reference[8]. This can be attributed to the triangular-alike nitride mask for gate patterning. In this letter, the mask for gate patterning is a regular rectangle. Hereby, the novel gate patterning technology is more preferable.




FIG. 4 SEM Photograph of Cross-section of a 150nm Poly-Si Gate Fabricated by Using the Process in Reference[8]

4 Conclusions

A novel edge-defined poly-Si gate patterning technology is proposed, which is low-cost and resolution-independent. Poly-Si gates with the length of 40nm have been successfully fabricated by using

this technology. It is believed that the poly-Si gates with length shorter than 40nm can also be obtained if the thickness of the spacer film can be reduced further. Moreover, the novel technology potentially provides the Poly-Si gates with low gate resistance, compared with the conventional technologies. All of above makes the technology attractive in the sub-100nm MOS device and nanoelectronics applications.

Acknowledgement The authors would like to thank Prof. Zhang Xin and Dr. Huang Ru for many helpful discussions, and the fabrication staffs in the Institute of Microelectronics, Peking University for their assistance in the experiments.

References

- [1] H. S. Philip Wong, D. J. Frank and P. M. Solomon, Nanoscale CMOS, in Proceedings of the IEEE, 1999, **87**(4): 537—565.
- [2] S. C. Palmateer, R. R. Kunz and M. Rothschild, Optimization of a 193nm Silylation Process for Sub-0.25 μ m Lithography, in Proc. SPIE, 1995, **2438**: 455.
- [3] Y. Chen, R. K. Kupke and F. Rousseaux, 50nm X-Ray Lithography Using Synchrotron Radiation, J. Vac. Sci. Technol., 1994, **B12**: 3959.
- [4] S. D. Berger, J. M. Gibson and J. A. Liddle, Projection Electron Beam Lithography: A New Approach, J. Vac. Sci. Technol., 1991, **B9**: 2996.
- [5] R. H. Stolen, 13nm Extreme Ultraviolet Lithography, IEEE J. Select. Topics., Quantum Electron, 1995, **1**: 970.
- [6] J. Chung, M. Jeng, J. E. Moon, A. T. Wu, T. Y. Chan, P. K. Ko and C. Hu, Deep-Submicrometer MOS Device Fabrication Using a Photoresist-Ashing Technique, IEEE Electron Device Letters, 1988, **9**(4): 186—188.
- [7] X. Huang, W. Lee and T. J. King, Sub-50nm FinFET: PMOS, in IEDM, Tech. Dig., 1999, 67.
- [8] J. T. Horstmann, U. Hilleringmann and K. F. Gosser, Matching Analysis of Deposition Defined 50nm MOSFET's, IEEE TED-45, 1998, **1**: 299.

新型亚 50 纳米硅栅制作技术*

张盛东 韩汝琦 刘晓彦 关旭东 李 婷 张大成

(北京大学微电子所, 北京 100871)

摘要: 提出并演示了一新型的低成本亚 50 纳米多晶硅栅制作技术. 该技术的特点是它与光刻分辨率无关, 即不需要高分辨率光刻技术. 纳米尺度的栅掩膜图案是由台阶侧壁图形的转移所形成. 实验结果表明, 该技术制成的硅栅的栅长由形成侧壁图形的薄膜之厚度所决定, 大致为该厚度的 75%—85%. SEM 照片显示硅栅的剖面为倒梯形结构. 与其它结构 (如矩形或正梯形) 相比, 该结构有利于减少栅电阻.

关键词: 硅栅; 亚 50nm; 图形转移; 光刻

EEACC: 2550G; 2530F

中图分类号: TN 405

文献标识码: A

文章编号: 0253-4177(2001)05-0565-04

* 国家重点基础研究资助项目 (合同号: G20000356).

张盛东 男, 1964 年出生, 博士研究生, 主要研究领域为新型半导体器件的物理、结构和工艺.

韩汝琦 男, 1938 年出生, 教授, 主要研究领域为纳米半导体器件物理、模型和结构.

2000-11-10 收到, 2001-01-10 定稿

©2001 中国电子学会