# High Performance VHF Power VDMOSFETs for Low Voltage Applications

LIU Ying-kun<sup>1, 2</sup>, LIANG Chun-guang<sup>2</sup>, DENG Jian-guo<sup>2</sup>, ZHANG Ying-qiu<sup>2</sup>, LANG Xiu-lan<sup>2</sup> and LI Si-yuan<sup>1</sup>

(1 Department of Physics, Lanzhou University, Lanzhou 730000, China) (2 Hebei Semiconductor Research Institute, Shijiazhuang 050051, China)

**Abstract**: A high performance VHF power VDMOSFET, applying to the mobile communications, is developed, which can deliver an output power of 12W with the drain efficiency of 70% as well as the gain of 12dB at a low supply voltage of 12V and 175MHz. It is fabricated by using the terraced gate structure and refractory molybdenum (Mo) gate technology.

Key words: low voltage; terraced gate structure; Mo gate technology; VHF power VDMOSFET

EEACC: 2550; 2560R

#### 1 Introduction

It is well known that the demand for high frequency high power silicon VDMOSFETs that apply to HF, VHF, and UHF band is increasing, because of their advanced inherent characteristics, such as fast switching response, excellent thermal stability, large safe operating area, high input impedance and simple control-circuit configuration.

Usually, higher supply voltage (28V or 50V) and higher power are applied in the RF field. However, in the application of mobile transmitters, FM broadcast transmitters, military communication transmitters, AM aircraft transmitters and base stations, low voltage operations are required with high efficiency and high gains, i. e. a device with

small capacitance, low on-resistance and high frequency is necessary.

High performance and high frequency power VDMOSFETs, which can operate at a low supply voltage (e. g. 12V) at VHF band, have been rarely reported at present. The device has a low cut-off frequency at the low voltage that is primarily caused by the large gate-drain capacitance,  $C_{\rm GD}$ . Acting as the Miller capacitance<sup>[1,2]</sup>,  $C_{\rm GD}$  results from the thin gate oxide and a relatively high gate resistance  $R_{\rm G}$  of the self-aligned polysilicon process. To meet the high frequency specifications, both  $C_{\rm GD}$  and  $R_{\rm G}$  should be reduced. Although some VDMOSFETs structures have been proposed to reduce  $C_{\rm GD}$  effectively<sup>[2,3]</sup>, there are some limitations, such as the increase of  $R_{\rm ON}$  and the decrease of breakdown voltage<sup>[4]</sup>.

In this paper, a high performance high

LIU Ying-kun male, was born in 1965, senior engineer, PhD candidate. His current research interests are in the Si power devices.

LIANG Chun-guang male, was born in 1939, professor, academician of The Chinese Academy of Engineering, tutor of PhD candidate. His current research fields involve the microelectronics, photoelectronics, and MEMS.

DENG Jian-guo male, was born in 1976, assistant engineer. His current research interests are in the Si power devices.

frequency power VDMOSFET is reported by using a terraced gate structure and refractory Mo gate technology to reduce  $C_{GD}$  and  $R_{G}$ .

### 2 Device Design and Structures

In order to realize the high frequency and high power operation at a low voltage, we gave some assumptions of the output power and high frequency performance.

#### 2. 1 Output Power Po

The output power,  $P_0$ , can be expressed as  $P_0 = (V_{DS} - V_{DSAT}) I_D/2$ 

where  $V_{DS}$ ,  $V_{DSAT}$ ,  $I_D$  are the supply voltage, saturation voltage, and current between the drain and source, respectively.

High current is necessary in the low voltage and high power operation, so the total gate width should be increased and  $V_{\rm DSAT}$  be minimized as possible as we can. The  $V_{\rm DSAT}$  decreases with the decreasing of  $R_{\rm ON}$ .

#### 2. 2 High Frequency Performance

The high frequency performance can be expressed as

$$G_{P} = (f_{MAX}/f)^{2}$$

$$f_{MAX} = f_{T}/[4g_{DS}(R_{CH} + R_{S} + R_{G} + \pi f_{T}L_{S})$$

$$+ 4\pi f_{T}C_{GD}(R_{CH} + R_{S} + 2R_{G}$$

$$+ 2\pi f_{T}L_{S})^{1/2}$$

$$f_{T} = g_{m}/(2\pi(C_{GS} + C_{GD}))$$

where  $G_P$  is the power gain;  $f_{MAX}$  is the maximum oscillation frequency; f  $\tau$  is the cut-off frequency; g<sup>m</sup> is the transconductance; gos is the drain-source conductance;  $R_{CH}$  is the channel resistance;  $R_{S}$  is the source resistance;  $R_G$  is the gate resistance;  $L_S$  is inductance: CGS is the source gate-source capacitance and  $C_{GD}$  is the gate-drain capacitance. According to these equations, in order to improve performance high frequency VDMOSFET, CGS, CGD, RCH, RS, RG should be reduced as possible as we can.

Using the terraced gate structure and Mo gate

technology, we can fabricate high performance power VDM OSFETs. The cross section of the high performance VDMOSFET is shown in Fig. 1. The thickness of oxide films under the gate electrode is different as they over the source, channel, and the drain region. A terraced shaped thick oxide layer over the drain region can reduce the gate-drain Miller capacitance  $C_{GD}$ . The oxide film over the source region is three times thicker than that over the channel, owing to the enhanced oxidation rate of the heavily doped source region<sup>[5]</sup>. The increased thickness can also reduce Cos of the device. The Mo gate is employed to reduce the gate resistance. Because the sheet resistance of Mo film is much lower than that of polysilicon,  $G_P$  is much improved due to the significant reduction in gate RC time constant and the input power that is dissipated to drive the gate [6,7].




FIG. 1 Cross Section of the VDM OSFET

# 3 Fabrication and Experimental Results

The high performance power VDMOSFETs studied in this paper were of interdigital cell geometries. N on N<sup>+</sup> substrate epitaxial wafers with (100) crystal orientation were used as starting material. The thickness and resistivity of the epitaxial layer and the lateral dimensions of the cell were optimized to minimize  $R_{\rm ON}$  and suit the low voltage application. The gate oxide was thermally grown to be of the thickness of 110nm by using H<sub>2</sub>+ O<sub>2</sub> oxidation at 970°C. The channel

length of 1.  $3\mu$ m was realized by precise control of the implantation of B<sup>+</sup> and As<sup>+</sup> ions. The terraced shaped thick oxide layer over the drain region was 0.  $8\mu$ m. A SEM photograph of the terraced gate structure is shown in Fig. 2. An interdigital structure was employed with a finger pitch of  $20\mu$ m. The gate was 6cm in total width, and the chip was 1. 83mm  $\times$  1. 09mm in size. The chip was assembled in a HQ-l package. The  $I_D$ - $V_D$ s characteristic of the fabricated VDMOSFET is shown in Fig. 3. It can be seen that the  $R_D$  is 0.  $8\Omega$  when  $V_D$  = 10V; the maximum transconductance  $g_D$  is 0. 7S and the drain current  $I_D$  is 1. 75A when




FIG. 2 SEM Photograph of Terraced Gate Structure




FIG. 3 Typical ID-VDS Characteristics of Device ID: 0.5A/div, VDS: 1V/div, VGS in 1V Step

 $V_{\rm DS} = 4 {\rm V}$  while  $V_{\rm GS} = 5 {\rm V}$ . The RF performance of the fabricated device is shown in Fig. 4. The output power of 12W with 12dB's gain and 70% drain efficiency have both been obtained.




FIG. 4 Power Output and Efficiency vs Power Input

#### 4 Conclusion

A high performance VHF power VDMOSFET suitable for the low voltage operation is fabricated. The terraced gate structure and Mo gate technology is very significant in the reduction in parasitic capacitance and gate series resistance. The device can deliver the output power of 12W with the drain efficiency of 70% and 12dB's gain at 175MHz when  $V_{DS}$  = 12V. Devices with excellence performance such as high efficiency and high power gain are possible to be applied widely in VHF band.

#### References

- [ 1 ] E. F. Stikvoort, Increase Gate Capacitance in DMOSFET, IEEE Trans. Electron Devices, 1978, 25(11): 1389—1394.
- [2] Y. Shimada, K. Kato, S. Ikeda and H. Yoshida, Low Input Capacitance and Low Loss VDMOSFET Rectifier Element, IEEE Trans. Electron Devices, 1982, 29(8): 1332—1334.
- [3] T. Sakai and N. Murakami, A New VDMOSFET Structure with Reduced Reverse Transfer Capacitance, IEEE Trans. Electron Devices, 1989, 36(7): 1381—1386.
- [4] M. N. Darwish and K. Board, Optimization of Breakdown Voltage and on-Resistance of VDMOS Transistors, IEEE Trans. Electron Devices, 1984, 31(12): 1769—1763.
- [5] C. P. Ho and J. D. Plummer, Improved MOS Device

978 半 导 体 学 报 22 卷

Performance Through the Enhanced Oxidation of Heavily Doped n<sup>+</sup> Silicon, IEEE Trans. Electron Devices, 1979, **26** (4):623—638.

- [6] LIU Yingkun, YANG Zengmin, LANG Xiulan et al., A
  400MHz 250W Power VDMOSFET, Chinese Journal of
  Semiconductors, 1998, 19(11): 877—880(in Chinese)[刘英
- 坤, 杨增敏, 郎秀兰, 等, 400M Hz 250W VDM OS 功率场效应 晶体管, 半导体学报, 1998, **19**(11): 877—880].
- [7] Y. K. Liu, C. G. Liang, Z. L. Wang et al., Molybdenum Film Technology for Power MOSFET Gate Electrode Applications, Jpn. J. Appl. Phys., 2000, 39 (7A): 3915— 3918.

## 低压应用的高性能甚高频功率 VDMOSFETs

刘英坤1,2 梁春广2 邓建国2 张颖秋2 郎秀兰2 李思渊1

(1 兰州大学物理系, 兰州 730000) (2 河北半导体研究所, 石家庄 050051)

摘要:采用梯形栅结构和难熔金属钼栅工艺,研制出了高性能,低电压工作,适用于移动通信的甚高频功率 VDMOS 场效应晶体管.该器件在 175MHz、12V 低电压工作条件下,输出功率为 12W,漏极效率为 70%,功率 增益为 12dB.

关键词: 低压; 梯形栅结构; 钼栅工艺; 甚高频功率 VDM OSFET

EEACC: 2550; 2560R

中图分类号: TN386 文献标识码: A 文章编号: 0253-4177(2001)08-0975-04

刘英坤 男,1965年出生,高级工程师,博士研究生,从事硅功率器件研究.

梁春广 男,1939年出生,教授,中国工程院院士,博士生导师,研究领域为微电子、光电子和微机械.

邓建国 男,1976年出生,助理工程师,从事硅功率器件研究.