

## Characterization of Sub-100nm MOSFETs with High $K$ Gate Dielectric\*

ZHU Hui-wen, LIU Xiao-yan, SHEN Chao, KANG Jin-feng and HAN Ru-qi

(Institute of Microelectronics, Peking University, Beijing 100871, China)

**Abstract:** The short-channel performance of typical 70nm MOSFETs with high  $K$  gate dielectric is widely studied by using a two dimensional (2-D) device simulator. The short-channel performance is degraded from the fringing field and lower the source/drain junction resistance. The sidewall material is found very useful to eliminate the fringing-induced barrier lowering effect.

**Key words:** high  $K$  materials; gate dielectrics; MOSFET

**EEACC:** 2800; 2560

**CLC number:** TN386

**Document code:** A

**Article ID:** 0253-4177(2001)09-1107-05

### 1 Introduction

With SiO<sub>2</sub> acting as a gate dielectric, the continued scaling down of MOSFETs to sub-100nm is facing a challenge. The thickness of the gate oxide in sub-100nm MOSFETs is designed to be mere 1.5nm; the electrons thus can tunnel the gate oxide easily, as can increase the static power and affect the circuit's operation. An alternative solution is to use high  $K$  dielectric materials<sup>[1]</sup>, which is of higher dielectric constant, as the much thicker gate dielectric in the same electric field. The studies of the alternative gate oxides began in 1960. Presently, much researches have been carried out with some theoretical and experimental results obtained<sup>[2-7]</sup>.

However, the performance of MOSFET with high  $K$  dielectric has not been improved; and its

characteristics should be further studied in details. Simulations have been done to study the impact of high  $K$  dielectric materials on the deep sub-100nm MOSFETs<sup>[8-10]</sup>. The Fringing-Induced Barrier Lowering (FIBL) is used to describe the effect of degradation in device's turn/off on the characteristics of sub-100nm MOSFET with high  $K$  gate dielectric materials<sup>[10]</sup>. However, much attention is focused on the study of influence of fringing electric field on the channel instead of on the systematic simulation of the impact of high  $K$  dielectric on the whole MOSFET. In this work, extensive simulations are carried out to study the impacts of high  $K$  dielectric on both the channel and the source/drain extension region in a typical 70nm MOSFET. The key factors affecting the device characteristics have been investigated. The different structures of high  $K$  gate dielectric MOSFETs are

\* Project Supported by the Special Foundation for State Major Basic Research Program of China.

ZHU Hui-wen was born in 1970, PhD candidate. His research interests include the performance simulation of submicron MOSFETs and the fabrication and properties of the high  $K$  thin film.

LIU Xiao-yan associate professor. He has been engaged in the research on the novel device structure, Monte Carlo device simulation and very deep submicron MOSFET modeling.

KANG Jin-feng associate professor. He has been engaged in the study on the growth and properties of oxide dielectric and ferroelectric thin films, high  $T_c$  superconducting thin films.

Received 17 March 2001, revised manuscript received 26 May 2001

©2001 The Chinese Institute of Electronics

also simulated.

## 2 Simulation

The simulations are carried out with a two-dimensional device simulator ISE. The simulated structures are in the typical nMOSFET proposed by NTRS<sup>[11]</sup>, whose gate length and effective gate oxide are 70nm and 1.5nm, respectively. The dielectric constant of the gate dielectric varies from 3.9(SiO<sub>2</sub>) to 200 (BaSrTiO<sub>3</sub>). In order to keep the gate oxide capacitance  $C_{ox}$  constant with the dielectric permittivity varying from 3.9 to 200, the thickness of high  $K$  gate dielectric is calculated by using  $T_K = K T_{SiO_2} / 3.9$ , where  $K$  is the permittivity of high  $K$  dielectric and  $T_{SiO_2}$  is the equivalent thickness of SiO<sub>2</sub>, which keeps 1.5nm during the simulation. The steep retrograde channel profile is used, with a surface doping concentration of  $3 \times 10^{17} \text{ cm}^{-3}$  and a peak concentration of  $5 \times 10^{18} \text{ cm}^{-3}$  at the depth of 25nm. The source/drain extension and deep source/drain junction are 25nm and 80nm in depth, respectively. The different structures of sidewall will be described in the next section.

## 3 Result and Discussion

### 3.1 Characteristics of MOSFET with High $K$ Gate Dielectric

Figure 1 shows the  $I$ - $V$  characteristics of MOSFET with a high  $K$  gate dielectric. The insert in Fig. 1 plots the leakage current and saturation current varying with gate dielectric permittivity. From Fig. 1, it can be seen that with  $K$  increasing, the leakage current  $I_{off}$  becomes larger and the threshold voltage ( $V_t$ ) becomes lower, while the sub-threshold swing ( $S$ ) is increased. The source-drain saturation current is also observed to be increased at a higher  $K$ . Figure 2 plots the potential distribution along the channel of a 70nm MOSFET with a high  $K$  gate dielectric. It reveals that the degradation in the sub-micron MOSFET with a




FIG. 1  $I$ - $V$  Characteristics of 70nm MOSFET with High  $K$  Gate Dielectric




FIG. 2 Potential Distribution Along the Channel of 70nm MOSFET with High  $K$  Gate Dielectric

high  $K$  gate dielectric can be described as FIBL<sup>[8]</sup>. It can be seen that with  $K$  increasing, the potential difference along the channel decreases, while that in the S/D extension region increases. And the potential barriers of both source and drain junction are lowered. It is because that in order to keep the gate oxide capacitor  $C_{ox}$  constant, the thickness of the gate dielectric  $T_K$  has to increase with the  $K$  increasing. At a small permittivity,  $T_K$  is small compared with the gate length, and the gate oxide ca-

capacitance can be treated as a perfect planar capacitor without any fringing electric field influence. When  $K$  increases,  $T_{\kappa}$  becomes larger and is comparable to the gate length, thus the gate oxide capacitance cannot be treated as a perfect planar capacitor any more, and the influence of fringing electric field has to be considered. The fringing electric field can lower the electric field in the channel region but increase that in the source/drain extension region. Consequently, a lower potential barrier of source/drain junction is formed. The higher  $K$  corresponds to the thicker  $T_{\kappa}$ , so the impact of fringing electric field becomes more important. Hence, lower potential barrier may decrease the threshold voltage but increase the sub-threshold swing and leakage current. However, the increased electric field in the source/drain region can cause an electron accumulation in these areas, and thus the source/drain junction resistance is reduced. Therefore, the source-drain current becomes larger with a lower source/drain junction resistance.

From the simulation results above, allowing for the influence of fringing electric field, very high  $K$  (such as  $K = 200$ ) dielectric is not a suitable candidate to substitute  $\text{SiO}_2$  as the gate oxide.

### 3.2 Characteristics of MOSFET with Different Sidewall Structures

The characteristics of high  $K$  gate dielectric MOSFETs with different sidewall structures are simulated by using ISE. In the simulation, the sidewall is made of high  $K$  materials. The structure of sidewall with different material is simulated below. Figure 3 shows the  $I$ - $V$  characteristics of the MOSFET with an  $\text{SiO}_2$  sidewall. In Fig. 3, different sidewall structures are plotted, where structure A is the MOSFETs with a full high  $K$  material (the same structure as that simulated in section 3.1); structure B is that with a high  $K$  gate dielectric and  $\text{SiO}_2$  ( $\epsilon = 3.9$ ) sidewall. It can be seen that when the material of sidewall becomes  $\text{SiO}_2$ , the fringing electric field effect is decreased accordingly. Figure 4 plots the potential distribution along the channel




FIG. 3  $I$ - $V$  Characteristics of MOSFET with  $\text{SiO}_2$  Sidewall In the insert, different sidewall structures are plotted.




FIG. 4 Potential Distribution Along the Channel of MOSFET with the  $\text{SiO}_2$  Sidewall

of MOSFET with the  $\text{SiO}_2$  sidewall. Comparing Fig. 2 with Fig. 4, it can be seen that, when the sidewall is changed from a high  $K$  material to  $\text{SiO}_2$ , the potential distribution along the channel will decrease slightly with the increase of  $K$  and the potential barriers of source and drain junction be lowered slightly. Thus the FIBL effect can be suppressed by lowering the dielectric permittivity of the material  $\text{SiO}_2$ . Figures 5 and 6 show the comparison of the characteristics between MOSFET's

with different sidewall materials. Figure 5 shows the impacts of leakage current and saturation current of MOSFET with different sidewall material, while Fig. 6 plots the impact of threshold voltage and subthreshold swing of MOSFETs, where  $\Delta V_{th}$  is the threshold voltage shift and  $S$  is the sub-




FIG. 5 Impact of Leakage Current and Saturation Current of MOSFET with Different Sidewall Materials




FIG. 6 Impact of Threshold Voltage and Subthreshold Swing of MOSFET with Different Sidewall Materials

threshold swing. As for structure B, when  $K$  increases, no threshold voltage is found to decrease rapidly, while the subthreshold swing and the leakage current are found to increase slightly. Hence,

when high  $K$  materials are adopted as the gate dielectric, the sidewall materials are very useful to suppress the FIBL effect.

## 4 Conclusion

The MOSFETs with high dielectric permittivity material are simulated by a two-dimensional device simulator. Due to the FIBL effect, when the gate dielectric permittivity increases, the threshold voltage decrease, while the leakage current and the subthreshold swing increase. However, this kind degradation can be suppressed by changing the materials of sidewall.

## References

- [1] Yuan Tuar, Douglas A. Buchanan *et al.*, CMOS Scaling into the Nanometer Regime', Proceedings of IEEE, 1997, **85**(4): 486.
- [2] R. B. van Dover, L. F. Schneemeyer and R. M. Fleming, Discovery of a Useful Thin-Film Dielectric Using a Composition-Spread Approach, Nature, 1998, **392**: 162.
- [3] H. C. Lu, N. Yasuda, E. Garfunkel, T. Gustafsson, J. P. Chang, R. L. Opila and G. Alers, Structural Properties of Thin Films of High Dielectric Constant Materials on Silicon, Microelectronic Engineering, 1999, **48**: 287.
- [4] Gerald Lucovsky and James C. Phillips, The Effect of Chemical Bonding and Band Offset Constraints at Si-Dielectric Interfaces on the Integration of Alternative High  $K$  Dielectrics into Aggressively-Scaled CMOS Si Devices, Microelectronic Engineering, 1999, **48**: 291.
- [5] J. Zhang, J. S. Yuan and Y. Ma, Modeling Short Channel Effect on High  $K$  and Stacked-Gate MOSFETs, Solid-State Electronics, 2000, **44**: 2089.
- [6] Sivakumar Mudanai, Yang-Yu Fan and Qiqing (Christine) Ouyang, Modeling of Direct Tunneling Current Through Gate Dielectric Stacks, IEEE Trans. Electron Devices, 2000, **47**(10): 1851.
- [7] Yang Guang and Liu Li-tian, Fabrication of 0.1μm MOSFETs and Their Characteristics, Chinese Journal of Semiconductors, 2000, **21**: 833.
- [8] Inani, V. R. Rao, B. Cheng, M. Cao, P. V. Voorde, W. Greene and J. C. S. Woo, Performance Considerations in Using High  $K$  Dielectric for Deep Sub-Micron MOSFET's, Ext. Abstr. SSDM '98, 1998, 308.
- [9] Bahong Cheng, Min Cao, Pamgoal Rao, Anand Inani, Paul Vande Voorde, Wayne M. Greene, Johannes M. C. Stork,

- Zhiping Yu, Peter M. Zeitzoff and Jason C. S. Woo, The Impact of High  $K$  Gate Dielectric and Metal Gate Electrodes on Sub-100nm MOSFET's, IEEE Trans. Electron Devices, 1999, **46**(7): 1537.
- [10] G. C. F. Yeap, S. Krishnan and Ming-Ren Lin, Fringing-Induced Barrier Lowering (FIBL) in Sub-100nm MOSFETs with High  $K$  Gate Dielectrics, Electronics Letters, 1998, **34**(11): 1150.
- [11] National Technology Roadmap for Semiconductors, 2000 edition, SIA, San Jose, CA, USA, 2000.
- [12] ISE TCAD Manuals Vol. 5, ISE Integrated Systems Engineering AG, 1994.

## 亚 0.1 $\mu\text{m}$ 高 $K$ 栅介质 MOSFETs 的特性

朱晖文 刘晓彦 沈 超 康晋锋 韩汝琦

(北京大学微电子学研究所, 北京 100871)

**摘要:** 用二维模拟软件 ISE 研究了典型的 70nm 高  $K$  介质 MOSFETs 的短沟性能. 结果表明, 由于 FIBL 效应, 随着栅介质介电常数的增大, 阈值电压减小, 而漏电流和亚阈值摆幅增大, 导致器件短沟性能退化. 这种退化可以通过改变侧墙材料来抑制.

**关键词:** 高  $K$  材料; 栅介质; 金属-氧化物-半导体场效应晶体管

**EEACC:** 2800; 2560

**中图分类号:** TN386

**文献标识码:** A

**文章编号:** 0253-4177(2001)09-1107-05

\* 国家重点基础研究专项经费资助项目.

朱晖文 1970 年出生, 博士研究生, 主要从事亚微米 MOSFET 的性能模拟以及高  $K$  薄膜的制备和性质研究.

刘晓彦 副教授, 主要从事新器件结构、蒙特卡洛器件模拟和深亚微米 MOSFET 模拟研究.

康晋锋 副教授, 主要从事氧化栅的生长和特性以及铁电薄膜、高温超导薄膜的研究.

2001-03-17 收到, 2001-05-26 定稿