CHINESE JOURNAL OF SEMICONDUCTORS

High-Speed CMOS Sample-and-Hold Amplifier

WU Ge(兀 革) and SHI Yin(石 寅)

(Institute of Semiconductors, The Chinese Academy of Sciences, Beijing 100083, China)

Abstract: A newly designed sample-and-hold(S/H) integrated circuit based on the 1.5 micron N-well CMOS technology for 8-bit high-speed analog to digital converter is described. It can realize the 40-MHz sampling rate and 8-bit resolution. The good performance of S/H circuit benefits from the use of a newly designed regulated cascode operator amplifier, which has a DC gain of 140-dB, unity-gain bandwidth of 407-MHz, phase margin of 53 degree and power consumption of 90mW. It is superior to the operator amplifier of 60-dB, 107-MHz, 13 degree, and 33mW respectively, which is used in the similar S/H circuit based on the 0.8 micron technology and designed by Michio Yotsuyanagi.

Key words: CMOS; amplifier; converter

EEACC: 1220

CLC Number: TN722. 1 Document code: A Article ID: 0253-4177(2000) 09-0843-06

1 Introduction

The sample-and-hold (S/H) circuit is a key module for many applications^[1] to transform a continuous time signal into discrete one. In analog to digital (A/D) converters, the front-end of the S/H amplifier must be of both high speed and high linearity with low dissipation. For the A/D converter we designed, a S/H circuit based on the 1.5 μ m CMOS technology is needed with 8-bit resolution and 40-MHz sampling rate. No such a design, which meets all the requirements, has been reported only a few circuits meet some of the requirements^[2-4], though all of them are designed with advanced technology (0.8 μ m, 0.5 μ m and BiCMOS technology). However, there exists a gap between the home technology and abroad one. If S/H circuits are fabricated with home technology (1 μ m or 1.5 μ m) without any improvement, the performance will degrade and can not meet our requirement any more.

In this paper, an improvement has been made in the S/H circuit based on the 0.8 µm

WU Ge (兀 革) was born in 1971. She received the Ph. D degree at Institute of Semiconductors, The Chinese Academy of Sciences in 2000. Her research interests are high-speed analog integrated circuits design.

SHI Yin(石 寅) was born in 1950. His current position is professor of microelectronics, tutor of doctoral postgraduate. His research interests include high speed analog integrated design and analog to digital mixed integrated circuits design.

technology^[4] to realize an 8-b it 40-M Hz sampling rate based on 1.5 μ m CMOS technology. The key component op-amp used in the S/H circuit is substituted by a newly designed one. Simulation results from the newly designed op-amp and the S/H circuit based on 1.5 μ m CMOS technology are discussed.

2 Sample-and-Hold Circuit

According to the required performance of A/D converter, a simple switched-capacitor S/H circuit, shown in figure 1, is improved to realize an 8-bit resolution 40-M Hz sampling rate of A/D converter. Based on the 0.8 μ m CMOS technology, this circuit can realize




FIG. 1 Switched-Capacitor Sample-and-Hold Circuit

10-bit 50-MHz sampling rate. For this S/H circuit, following equations will be achieved: [4]

$$V_{\rm o} = V_{\rm in} + V_{\rm e} \tag{1}$$

$$V_{e} = K_{1}V_{in} + K_{2}(V_{R} - V_{os})$$
 (2)

$$K_1 = -\frac{C_1 + C_p}{(1 + A)C_1 + C_p}$$
 (3)

$$K_{2} = \frac{A(C_{1} + C_{p})}{(1 + A)[(1 + A)C_{1} + C_{p}]}$$
(4)

Where V_e is the error voltage of the S/H output, V_{os} is the offset voltage of op-amp and C_P is the parasitic capacitance at node B. Generally, $C_P \ll C_L$ and the second form of V_e is approximately V_{os}/A . If A is 60dB and V_{os} is 30mV, the second term of V_e will be 30μ V, which does not affect the signal accuracy, so that it can be neglected. But the error voltage due to the op-amp's finite gain is not cancelled but in inverse proportion to the gain of op-amp. The CMOS switches and dummy switches can eliminate the charge injection effect. Therefore, the gain of op-amp is the most important factor to determine the precision of sample-and-hold circuit.

From the analysis above, DC gain of the op-amp is the only factor determining the resolution of S/H circuit. In fact, parasitic capacitor of the switch is another factor, which decides the speed and accuracy of S/H circuit. If the S/H circuit based on 0.8 μ m CMOS technology is fabricated with 1.5 μ m CMOS technology, the parasitic capacitor of MOS

9期

transistor will be largely enhanced, so the effect of signal couple from the input end of the switch to the output end is increased during the hold mode, and the sampling resolution of S/H decreased. In addition, the large capacitor increases the converter time of S/H circuit between sampling mode to hold mode and hold mode to sampling mode. That is to say even if the newly designed op-amp has the same performance with that based on 0. 8μ m CMOS technology, we could not realized the same performance of S/H circuit. Since the effect of the signal couple is determined by the technology, the only way to improve the resolution is to increase the performance of op-amp. According to the equation (1)—(4), DC gain of 62dB at least and the unity-gain frequency of 250MHz at least are required to be 8-b accuracy and 40-MHz operation. If the op-amp used in Ref. 4 is fabricated based on 1.5µm CMOS technology, the DC gain and unity-gain bandwidth will decrease largely and can not meet the need of 8-b 40-MHz sampling rate, so another op-amp based on 1.5 µm CMOS technology must be designed.

Operator Amplifier Design

An op-amp with new structure based on 1. 5μm CMOS technology is designed to realize the performance of DC gain of 62dB at least and unity-gain frequency of 250M Hz at least, because the normal structure is difficult to meet the requirement. A novel regulated cascode op-amp based on the conventional one has been designed, as shown in Figure 2.

As we can see, this op-amp is of a two-stage structure. The first is a differential input stage, including M1, M₂, M₃, M₄ and M₅. Output stage is the (RGLCDS) regulated cascode architecture (For positive signal path, it includes M7, Mc1 and M11, while for negative one, it includes M6, M10 and Mc2). Compared with the conventional




FIG. 2 Regulated Cascode Op-Amp

cascode circuit, a feedback loop-gain stage is added. For positive signal path, in addition to the series feedback through Mel in conventional cascode architecture, there is a second series negative feedback through the common-source amplifier transistor MII. The transconductance of the output stage does not change, while the output impedance is increased by the two-gain product $(g_{mel}r_{dsel})(g_{mil}r_{dsel})$ over a single device, and the onegain product $(g_{m11} r_{ds11})$ over the conventional cascode circuit, which is approximately equivalent to what is derived from a conventional triple-cascode amplifier[5]. But the opamp has the same voltage range capability as conventional cascode circuits. The gain of this RGLCDS op-amp can be described as follows:

$$A_{v} = A_{v1}A_{v2} \tag{5}$$

Where:

$$A_{v1} = g_{m1}R_{1} \tag{6}$$

$$R_{\rm I} = 1/g_{\rm m3} \tag{7}$$

And:

$$A_{v2} = \left[\frac{g_{m6} + g_{m7}}{2} \right] R_{II}$$
 (8)

$$R_{\text{II}} = (r_{\text{ds}7}g_{\text{mcl}}r_{\text{dsc1}}g_{\text{m11}}r_{\text{ds11}}) \parallel (r_{\text{ds}6}g_{\text{mc2}}r_{\text{dsc2}}g_{\text{m10}}r_{\text{ds10}}) \tag{9}$$

Where $R \perp$ and $R \parallel$ are the output impedance of the differential input stage and the regulated cascode output stage, respectively. As it can be seen, since the active load M₃ and M₄ have been used in the differential input stage, $R \perp$ is very small. And $R \parallel$ is very large because of the RGLCDS output stage, so the large DC gain of op-amp is mainly achieved by large output impedance $R \parallel$.

In this S/H circuit, sampling accuracy is increased by large DC gain of RGLCDS opamp, but sampling rate which is another important parameter for S/H, is determined by the unity-gain frequency of op-amp. The larger the unity-gain bandwidth is, the higher of the sampling speed would be. To achieve a higher unity-gain frequency, it is important to move the pole-zero value to a higher frequency. In the RGLCDS amplifier, there exist several pole nodes, most of which have high frequency, do not effect the frequency performance of op-amp. Only those being of low frequency can effect the frequency performance. In this op-amp, there exist two high-impedance nodes, i. e. node x and node y. The pole frequency values at these two nodes are decided by the following equations:

$$f_{\perp} = -R_{\perp}^{-1}C_{\perp}^{-1} \tag{10}$$

$$f_2 = -R_1^{-1}C_p^{-1} \tag{11}$$

$$C_{\rm p} = C_{\rm dbm4} + C_{\rm gdm6} + C_{\rm gbm6} + C_{\rm gsm6} + C_{\rm dgm2} + C_{\rm dbm2}$$
 (12)

where C_1 is the load capacitor and C_P is the parasitic capacitance at node x. C_1 is larger than C_P and C_P in larger than C_P and C_P is larger than C_P and C_P and C_P are larger than C_P and C_P are larger than

4 Simulation Results and Layout

PSPICE simulation was applied to verify the circuit operation. Level 2 model in PSPICE was adopted, and the 1.5 μ m n-well CMOS process parameters were used in the

simulation with threshold voltage of 0.7V for all NMOS transistors and - 0.7V for all PMOS transistors. Capacitors in level 2 model are set by $2\mu m$ technology shown in Reference [6]. The frequency performance and the small-signal settling time of RGLCDS op-amp are shown in Figure 3 and Figure 4, respectively. A comparation in typical values is shown in Table 1 between the RGLCDS amplifier and the op-amp in the same S/H circuit listed in Reference [4]. Figure 5 shows the simulated results of the sample-and-hold circuit with RGLCDS amplifier, with the input signal frequency being 10-MHz and the sampling rate 40-MHz. Typical values of S/H circuit are shown in Table 2. Figure 6 shows the layout of the sample-and-hold circuit with 1.5 μ m N-well CMOS technology.




FIG. 3 DC Gain and Unity-Gain Frequency Performance of Regulated Cascode Op-Amp




FIG. 5 S/H Output at 40-MHz Sampling Rate with Analog Input at 10-MHz




FIG. 4 Small Signal Settling Time of Regulate Cascode Op-Amp



FIG. 6 Layout of Sample-and-Hold Circuit

Simulation results show that the op-amp designed has a DC gain of 140-dB and unity-gain frequency of 407-MHz, which has superiority over that of 60-dB, 107-MHz, 13 degree, and 33mW in Reference [4]. And the S/H circuit can realize an 8-b 40-MHz sampling rate and has been successfully used in an 8-b A/D converter.

Table 1 Comparation in Typical Values Between RGLCDS Amplifies and Op-Amp in Same S/H Circuit Listed in Ref. 4

	Regulated	Reference [4]
DC Gain/dB	140	80
U nity-Gain Frequency/M Hz	407	300
Phase Margin/(°)	53	40
Settling Time/ns	8	8
Power Consumption/mW	97	130
Die Area/ mm²	1.56×0.24	0.55×0.2
Technology	1. 5μm n-Well CMOS	$0.8 \mu m$ CM OS
Output Swing/V	2	2

Table 2 Typical Values of S/H Circuit

Sampling Time/ns	Sampling Value/mV	Hold Value/mV	Error/mV
0—25	637. 5	637. 5	0
25—50	770. 0	773. 0	- 3.0
50—75	- 637.0	- 637.0	0
75—100	- 770.5	- 771.5	1.0
100—125	637. 5	635. 2	2. 3
125—150	770. 5	773. 0	- 3
150—175	- 637.5	- 637.5	0
175—200	- 770.5	- 771.5	1

5 Conclusion

A switched-capacitor sample-and-hold circuit operating 8-b A/D converter is presented. Especially, a novel RGLCDS op-amp is designed that achieves a very high output impedance equivalent to the conventional triple-cascode circuit and the same output voltage range capability as the conventional double-cascode circuit. The superiority of this RGLCDS op-amp over the op-amp in Reference [4] has been demonstrated. The switched-capacitor S/H circuit using this RGLCDS op-amp can operate at a high frequency with high precision. The RGLCDS configuration may be acceptable for any circuit that needs large output impedance.

References

- [1] K.R. Stafford, P.R. Gray and R.A. Blanchard, IEEE J. Solid-State Circuit, 1974, SC-9: 381—387.
- [2] U. Gatti, F. Maloberti and G. Palmisano, IEEE J. Solid-State Circuit, 1992, 27(1):120-122.
- [3] MCGRAW Hill, "Design with Operational Amplifier and Analog Integrated Circuits", 2nd, Boston, 1998.
- [4] K Michio Yotsuyanagi, Toshiyuki Etoh and Azumi Hirata, IEEE J. Solid-State Circuits, 1993, 28(3): 292—300.
- [5] HOWARD C. YANG and DAVID J. ALLSTOT, IEEE Trans. on Circuit and Systems, 1990, 37(5): 644-646.
- [6] YAO Lizhen, Common Used Circuit Simulation Technology and Microsoft Application, SPICE and PSPICE", Electrical Industry Publishing House, 1994.