SEMICONDUCTOR INTEGRATED CIRCUITS

A novel noise optimization technique for inductively degenerated CMOS LNA

Geng Zhiqing, Wang Haiyong and Wu Nanjian

+ Author Affiliations

PDF

Abstract: This paper proposes a novel noise optimization technique. The technique gives analytical formulae for the noise performance of inductively degenerated CMOS low noise amplifier (LNA) circuits with an ideal gate inductor for a fixed bias voltage and nonideal gate inductor for a fixed power dissipation, respectively, by mathematical analysis and reasonable approximation methods. LNA circuits with required noise figure can be designed effectively and rapidly just by using hand calculations of the proposed formulae. We design a 1.8 GHz LNA in a TSMC 0.25 μm CMOS process. The measured results show a noise figure of 1.6 dB with a forward gain of 14.4 dB at a power consumption of 5 mW, demonstrating that the designed LNA circuits can achieve low noise figure levels at low power dissipation.

Key words: low noise

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4114 Times PDF downloads: 3333 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 25 May 2009 Online: Published: 01 October 2009

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Geng Zhiqing, Wang Haiyong, Wu Nanjian. A novel noise optimization technique for inductively degenerated CMOS LNA[J]. Journal of Semiconductors, 2009, 30(10): 105015. doi: 10.1088/1674-4926/30/10/105015 Geng Z Q, Wang H Y, Wu N J. A novel noise optimization technique for inductively degenerated CMOS LNA[J]. J. Semicond., 2009, 30(10): 105015. doi: 10.1088/1674-4926/30/10/105015.Export: BibTex EndNote
      Citation:
      Geng Zhiqing, Wang Haiyong, Wu Nanjian. A novel noise optimization technique for inductively degenerated CMOS LNA[J]. Journal of Semiconductors, 2009, 30(10): 105015. doi: 10.1088/1674-4926/30/10/105015

      Geng Z Q, Wang H Y, Wu N J. A novel noise optimization technique for inductively degenerated CMOS LNA[J]. J. Semicond., 2009, 30(10): 105015. doi: 10.1088/1674-4926/30/10/105015.
      Export: BibTex EndNote

      A novel noise optimization technique for inductively degenerated CMOS LNA

      doi: 10.1088/1674-4926/30/10/105015
      • Received Date: 2015-08-18
      • Accepted Date: 2008-12-29
      • Revised Date: 2009-05-25
      • Published Date: 2009-09-28

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return