SEMICONDUCTOR DEVICES

Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology

Jiang Yuxi, Li Jiao, Ran Feng, Cao Jialin and Yang Dianxiong

+ Author Affiliations

PDF

Abstract: Gate-grounded NMOS (GGNMOS) devices with different device dimensions and layout floorplans have been designed and fabricated in 0.13-µm silicide CMOS technology. The snapback characteristics of these GGNMOS devices are measured using the transmission line pulsing (TLP) measurement technique. The relationships between snapback parameters and layout parameters are shown and analyzed. A TCAD device simulator is used to explain these relationships. From these results, the circuit designer can predict the behavior of the GGNMOS devices under high ESD current stress, and design area-efficient ESD protection circuits to sustain the required ESD level. Optimized layout rules for ESD protection in 0.13-µm silicide CMOS technology are also presented.

Key words: electrostatic discharge gate-grounded NMOS snapback characteristic layout parameters

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4419 Times PDF downloads: 6696 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 24 March 2009 Online: Published: 01 August 2009

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Jiang Yuxi, Li Jiao, Ran Feng, Cao Jialin, Yang Dianxiong. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. Journal of Semiconductors, 2009, 30(8): 084007. doi: 10.1088/1674-4926/30/8/084007 Jiang Y X, Li J, Ran F, Cao J L, Yang D X. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. J. Semicond., 2009, 30(8): 084007. doi:  10.1088/1674-4926/30/8/084007.Export: BibTex EndNote
      Citation:
      Jiang Yuxi, Li Jiao, Ran Feng, Cao Jialin, Yang Dianxiong. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. Journal of Semiconductors, 2009, 30(8): 084007. doi: 10.1088/1674-4926/30/8/084007

      Jiang Y X, Li J, Ran F, Cao J L, Yang D X. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. J. Semicond., 2009, 30(8): 084007. doi:  10.1088/1674-4926/30/8/084007.
      Export: BibTex EndNote

      Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology

      doi: 10.1088/1674-4926/30/8/084007
      • Received Date: 2015-08-18
      • Accepted Date: 2009-01-20
      • Revised Date: 2009-03-24
      • Published Date: 2009-07-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return