SEMICONDUCTOR INTEGRATED CIRCUITS

A low power 3.125 Gbps CMOS analog equalizer for serial links

Ju Hao, Zhou Yumei and Jiao Yishu

+ Author Affiliations

PDF

Abstract: A CMOS analog equalizer is designed to meet the different high speed communication specifications, such as USB 2.0, PCI-E and rapid IO. The proposed circuit architecture could facilitate the wide frequency scale ranging from 1 to 3.125 Gbps by adjusting the locations of pole and zero, so that the circuit can change its response accordingly as the channel characteristic alters. In order to balance the parasitic capacitors in the internal point, symmetric switches are addressed to generate the equal load for differential signals. A prototype chip was fabricated in 0.13-μm 1P8M mix-signal CMOS technology. The actual area is 0.49 × 0.5 mm2, and the analog equalizer operates up to 3.125 Gbps over 3 m RG-58 coaxial cable and 50 cm FR4-PCB trace. The overall power dissipation is approximately 14.4 mW.

Key words: analog equalizer RG-58 CMOS

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3710 Times PDF downloads: 3571 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 09 June 2010 Online: Published: 01 November 2010

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Ju Hao, Zhou Yumei, Jiao Yishu. A low power 3.125 Gbps CMOS analog equalizer for serial links[J]. Journal of Semiconductors, 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003 Ju H, Zhou Y M, Jiao Y S. A low power 3.125 Gbps CMOS analog equalizer for serial links[J]. J. Semicond., 2010, 31(11): 115003. doi:  10.1088/1674-4926/31/11/115003.Export: BibTex EndNote
      Citation:
      Ju Hao, Zhou Yumei, Jiao Yishu. A low power 3.125 Gbps CMOS analog equalizer for serial links[J]. Journal of Semiconductors, 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003

      Ju H, Zhou Y M, Jiao Y S. A low power 3.125 Gbps CMOS analog equalizer for serial links[J]. J. Semicond., 2010, 31(11): 115003. doi:  10.1088/1674-4926/31/11/115003.
      Export: BibTex EndNote

      A low power 3.125 Gbps CMOS analog equalizer for serial links

      doi: 10.1088/1674-4926/31/11/115003
      • Received Date: 2015-08-18
      • Accepted Date: 2010-04-12
      • Revised Date: 2010-06-09
      • Published Date: 2010-10-31

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return