SEMICONDUCTOR INTEGRATED CIRCUITS

A 10-bit 100-MS/s CMOS pipelined folding A/D converter

Li Xiaojuan, Yang Yintang and Zhu Zhangming

+ Author Affiliations

PDF

Abstract: This paper presents a 10-bit 100-MSample/s analog-to-digital (A/D) converter with pipelined folding architecture. The linearity is improved by using an offset cancellation technique and a resistive averaging interpolation network. Cascading alleviates the wide bandwidth requirement of the folding amplifier and distributed interstage track/hold amplifiers are used to realize the pipeline technique for obtaining high resolution. In SMIC 0.18 μm CMOS, the A/D converter is measured as follows: the peak integral nonlinearity and differential nonlinearity are ±0.48 LSB and ±0.33 LSB, respectively. Input range is 1.0 VP-P with a 2.29 mm2 active area. At 20 MHz input @ 100 MHz sample clock, 9.59 effective number of bits, 59.5 dB of the signal-to-noise-and-distortion ratio and 82.49 dB of the spurious-free dynamic range are achieved. The dissipation power is only 95 mW with a 1.8 V power supply.

Key words: analog-to-digital converterpipelined foldingresistive averaging interpolationoffset cancellation

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3444 Times PDF downloads: 2065 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 05 August 2011 Online: Published: 01 November 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Li Xiaojuan, Yang Yintang, Zhu Zhangming. A 10-bit 100-MS/s CMOS pipelined folding A/D converter[J]. Journal of Semiconductors, 2011, 32(11): 115008. doi: 10.1088/1674-4926/32/11/115008 Li X J, Yang Y T, Zhu Z M. A 10-bit 100-MS/s CMOS pipelined folding A/D converter[J]. J. Semicond., 2011, 32(11): 115008. doi: 10.1088/1674-4926/32/11/115008.Export: BibTex EndNote
      Citation:
      Li Xiaojuan, Yang Yintang, Zhu Zhangming. A 10-bit 100-MS/s CMOS pipelined folding A/D converter[J]. Journal of Semiconductors, 2011, 32(11): 115008. doi: 10.1088/1674-4926/32/11/115008

      Li X J, Yang Y T, Zhu Z M. A 10-bit 100-MS/s CMOS pipelined folding A/D converter[J]. J. Semicond., 2011, 32(11): 115008. doi: 10.1088/1674-4926/32/11/115008.
      Export: BibTex EndNote

      A 10-bit 100-MS/s CMOS pipelined folding A/D converter

      doi: 10.1088/1674-4926/32/11/115008
      • Received Date: 2015-08-20
      • Accepted Date: 2011-06-14
      • Revised Date: 2011-08-05
      • Published Date: 2011-10-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return