SEMICONDUCTOR INTEGRATED CIRCUITS

SHA-less architecture with enhanced accuracy for pipelined ADC

Zhao Lei, Yang Yintang, Zhu Zhangming and Liu Lianxi

+ Author Affiliations

PDF

Abstract: A new design technique for merging the front-end sample-and-hold amplifier (SHA) into the first multiplying digital-to-analog converter (MDAC) is presented. For reducing the aperture error in the first stage of the pipelined ADC, a symmetrical structure is used in a flash ADC and MDAC. Furthermore, a variable resistor tuning network is placed at the flash input to compensate for different cutoff frequencies of the input impedances of the flash and MDAC. The circuit also has a clear clock phase in the MDAC and separate sampling capacitors in the flash ADC to eliminate the nonlinear charge kickback to the input signal. The proposed circuit, designed using ASMC 0.35-μm BiCMOS technology, occupies an area of 1.4 × 9 mm2 and is used as the front-end stage in a 14-bit 125-MS/s pipelined ADC. After the trim circuit is enabled, the measured signal-to-noise ratio is improved from 71.5 to 73.6 dB and the spurious free dynamic range is improved from 80.5 to 83.1 dB with a 30.8 MHz input. The maximum input frequency is up to 150 MHz without steep performance degradations.

Key words: pipelined analog-to-digital convertersample-and-hold amplifierSHA-lessaperture error

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 5422 Times PDF downloads: 3093 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 20 October 2011 Online: Published: 01 February 2012

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Zhao Lei, Yang Yintang, Zhu Zhangming, Liu Lianxi. SHA-less architecture with enhanced accuracy for pipelined ADC[J]. Journal of Semiconductors, 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010 Zhao L, Yang Y T, Zhu Z M, Liu L X. SHA-less architecture with enhanced accuracy for pipelined ADC[J]. J. Semicond., 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010.Export: BibTex EndNote
      Citation:
      Zhao Lei, Yang Yintang, Zhu Zhangming, Liu Lianxi. SHA-less architecture with enhanced accuracy for pipelined ADC[J]. Journal of Semiconductors, 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010

      Zhao L, Yang Y T, Zhu Z M, Liu L X. SHA-less architecture with enhanced accuracy for pipelined ADC[J]. J. Semicond., 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010.
      Export: BibTex EndNote

      SHA-less architecture with enhanced accuracy for pipelined ADC

      doi: 10.1088/1674-4926/33/2/025010
      Funds:

      The National Natural Science Foundation of China (General Program, Key Program, Major Research Plan)

      • Received Date: 2015-08-20
      • Accepted Date: 2011-08-21
      • Revised Date: 2011-10-20
      • Published Date: 2012-01-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return