SEMICONDUCTOR INTEGRATED CIRCUITS

An extremely low power voltage reference with high PSRR for power-aware ASICs

Jihai Duan, Dongyu Deng, Weilin Xu and Baolin Wei

+ Author Affiliations

 Corresponding author: Xu Weilin, xwl@guet.edu.cn

PDF

Abstract: An extremely low power voltage reference without resistors is presented for power-aware ASICs. In order to reduce the power dissipation, an Oguey current reference source is used to reduce the static current; a cascode current mirror is used to increase the power supply rejection ratio (PSRR) and reduce the line sensitivity of the circuit. The voltage reference is fabricated in SMIC 0.18-μm CMOS process. The measured results for the voltage reference demonstrate that the temperature coefficient of the voltage is 66 ppm/℃ in a range from 25 to 100 ℃. The line sensitivity is 0.9% in a supply voltage range of 1.8 to 3.3 V, and PSRR is -49 dB at 100 Hz. The power dissipation is 200 nW. The chip area is 0.01 mm2. The circuit can be used as an elementary circuit block for power-aware ASICs.

Key words: ASICsextremely low power dissipationhigh power supply rejection ratiovoltage reference source



[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
Fig. 1.  Schematic of the proposed voltage reference.

Fig. 2.  Chip microphotograph of the proposed BGR.

Fig. 3.  Measured $V_{\rm ref}$ as a function of temperature, with a 2 V supply voltage.

Fig. 4.  Measured $V_{\rm ref}$ at room temperature as a function of power supply.

Fig. 5.  Measured PSRR at room temperature with a 2 V supply voltage.

DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV
DownLoad: CSV

Table 1.   Performance comparison of BGR.

DownLoad: CSV
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2412 Times PDF downloads: 19 Times Cited by: 0 Times

    History

    Received: 03 February 2015 Revised: Online: Published: 01 September 2015

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Jihai Duan, Dongyu Deng, Weilin Xu, Baolin Wei. An extremely low power voltage reference with high PSRR for power-aware ASICs[J]. Journal of Semiconductors, 2015, 36(9): 095006. doi: 10.1088/1674-4926/36/9/095006 J H Duan, D Y Deng, W L Xu, B L Wei. An extremely low power voltage reference with high PSRR for power-aware ASICs[J]. J. Semicond., 2015, 36(9): 095006. doi: 10.1088/1674-4926/36/9/095006.Export: BibTex EndNote
      Citation:
      Jihai Duan, Dongyu Deng, Weilin Xu, Baolin Wei. An extremely low power voltage reference with high PSRR for power-aware ASICs[J]. Journal of Semiconductors, 2015, 36(9): 095006. doi: 10.1088/1674-4926/36/9/095006

      J H Duan, D Y Deng, W L Xu, B L Wei. An extremely low power voltage reference with high PSRR for power-aware ASICs[J]. J. Semicond., 2015, 36(9): 095006. doi: 10.1088/1674-4926/36/9/095006.
      Export: BibTex EndNote

      An extremely low power voltage reference with high PSRR for power-aware ASICs

      doi: 10.1088/1674-4926/36/9/095006
      Funds:

      Project supported by the National Natural Science Foundation of China (Nos. 61161003, 61264001, 61166004) and the Guangxi Natural Science Foundation (No. 2013GXNSFAA019333).

      More Information
      • Corresponding author: Xu Weilin, xwl@guet.edu.cn
      • Received Date: 2015-02-03
      • Accepted Date: 2015-04-02
      • Published Date: 2015-01-25

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return