Chin. J. Semicond. > 2007, Volume 28 > Issue 3 > 460-464

PAPERS

2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit

Liu Yongwang, Wang Zhigong and Li Wei

+ Author Affiliations

PDF

Abstract: A monolithic 2.5Gbps/ch 2-channel parallel clock and data recovery circuit is designed and fabricated in TSMC’s standard 0.18μm CMOS process.PLL and DLL techniques are applied to implement the IC.Compared with conventional circuits,the recovered parallel data is bit-synchronous,and the reference clock is avoided.The rms jitter of the recovered clock is 2.6ps for 2 parallel PRBS input data (231-1).The rms jitters of the two recovered data are 3.3 and 3.4ps,respectively.

Key words: parallel clock and data recoveryDLLPLLbit-synchronous

  • Search

    Advanced Search >>

    Article Metrics

    Article views: 2863 Times PDF downloads: 3358 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 06 October 2006 Online: Published: 01 March 2007

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Liu Yongwang, Wang Zhigong, Li Wei. 2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit[J]. Journal of Semiconductors, 2007, In Press. Liu Y W, Wang Z G, Li W. 2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit[J]. Chin. J. Semicond., 2007, 28(3): 460.Export: BibTex EndNote
      Citation:
      Liu Yongwang, Wang Zhigong, Li Wei. 2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit[J]. Journal of Semiconductors, 2007, In Press.

      Liu Y W, Wang Z G, Li W. 2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit[J]. Chin. J. Semicond., 2007, 28(3): 460.
      Export: BibTex EndNote

      2.5Gbps/ch 2-Channel Parallel Clock and Data Recovery Circuit

      • Received Date: 2015-08-18
      • Accepted Date: 2006-09-01
      • Revised Date: 2006-10-06
      • Published Date: 2007-03-06

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return