| Citation: |
Chen Yongcong. Design Technique to Restrain Reference Spursin CMOS Phase Lock Loops[J]. Journal of Semiconductors, 2006, In Press.
Chen Y C. Design Technique to Restrain Reference Spursin CMOS Phase Lock Loops[J]. Chin. J. Semicond., 2006, 27(12): 2196.
Export: BibTex EndNote
|
Design Technique to Restrain Reference Spursin CMOS Phase Lock Loops
-
Abstract
We first analyze the source of reference spurs.Then we present some design techniques to restrain them.These techniques include improving the matching between the up current and down current in the charge pump,alleviating the charge injection and clock feed-through of the charge pump’s switch,matching the up/down branch of the PFD,and enhancing the isolation of the PLL both in IC and PCB.Two PLLs designed for PCI-express transceivers are fabricated in a TSMC 0.13μm CMOS process. Measurement results show that these methods are effective-
Keywords:
- PLL,
- reference-spur,
- frequency-synthesizer,
- CDR,
- phase-noise,
- jitter
-
References
-
Proportional views
DownLoad: