J. Semicond. > 2008, Volume 29 > Issue 10 > 1860-1863

LETTERS

Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET

Tian Bo, Wu Yu, Hu Dongqing, Han Feng and Kang Baowei

+ Author Affiliations

PDF

Abstract: A buried-oxide trench-gate bipolar-mode JFET (BTB-JFET) with an oxide layer buried under the gate region to reduce the gate-drain capacitance Cgd is proposed.Simulations with a resistive load circuit for power loss comparison at high frequency application are performed with 20V-rated power switching devices,including a BTB-JFET,a trench MOSFET (T-MOSFET) generally applied in present industry,and a conventional trench-gate bipolar-mode JFET (TB-JFET) without buried oxide,for the first time.The simulation results indicate that the switching power loss of the normally-on BTB-JFET is improved by 37% and 14% at 1MHz compared to the T-MOSFET and the normally-on TB-JFET,respectively.In order to demonstrate the validity of the simulation,the normally-on TB-JFET and BTB-JFET have been fabricated successfully for the first time,where the buried oxide structure is realized by thermal oxidation.The experimental results show that the Cgd of the BTB-JFET is decreased by 45% from that of the TB-JFET at zero source-drain bias.Compared to the TB-JFET,the switching time and switching power loss of the BTB-JFET decrease approximately by 7.4% and 11% at 1MHz,respectively.Therefore,the normally-on BTB-JFET could be pointing to a new direction for the R&D of low voltage and high frequency switching devices.

Key words: TB-JFETBTB-JFETburied oxidegate-drain capacitanceswitching power loss

  • Search

    Advanced Search >>

    Article Metrics

    Article views: 3318 Times PDF downloads: 1027 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 29 May 2008 Online: Published: 01 October 2008

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Tian Bo, Wu Yu, Hu Dongqing, Han Feng, Kang Baowei. Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET[J]. Journal of Semiconductors, 2008, In Press. Tian B, Wu Y, Hu D Q, Han F, Kang B W. Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET[J]. J. Semicond., 2008, 29(10): 1860.Export: BibTex EndNote
      Citation:
      Tian Bo, Wu Yu, Hu Dongqing, Han Feng, Kang Baowei. Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET[J]. Journal of Semiconductors, 2008, In Press.

      Tian B, Wu Y, Hu D Q, Han F, Kang B W. Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET[J]. J. Semicond., 2008, 29(10): 1860.
      Export: BibTex EndNote

      Simulation and Experiment on a Buried-Oxide Trench-Gate Bipolar-Mode JFET

      • Received Date: 2015-08-18
      • Accepted Date: 2008-04-21
      • Revised Date: 2008-05-29
      • Published Date: 2008-11-11

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return