SEMICONDUCTOR DEVICES

Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance

Dong Yaoqi, Kong Weiran, Nhan Do, Wang Shiuh-Luen and Lee Gabriel

+ Author Affiliations

PDF

Abstract: The erase voltage impact on the 0.18 μm triple self-aligned split-gate flash endurance is studied. An optimized erase voltage is necessary in order to achieve the best endurance. A lower erase voltage can cause more cell current degradation by increasing its sensitivity to the floating gate voltage drop, which is induced by tunnel oxide charge trapping during program/erase cycling. A higher erase voltage also aggravates the endurance degradation by introducing select gate oxide charge trapping. A progressive erase voltage method is proposed and demonstrated to better balance the two degradation mechanisms and thus further improve endurance performance.

Key words: split-gate flash endurance erase voltage

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3134 Times PDF downloads: 2687 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 18 January 2010 Online: Published: 01 June 2010

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Dong Yaoqi, Kong Weiran, Nhan Do, Wang Shiuh-Luen, Lee Gabriel. Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance[J]. Journal of Semiconductors, 2010, 31(6): 064012. doi: 10.1088/1674-4926/31/6/064012 Dong Y Q, Kong W R, N Do, Wang S L, Lee G. Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance[J]. J. Semicond., 2010, 31(6): 064012. doi:  10.1088/1674-4926/31/6/064012.Export: BibTex EndNote
      Citation:
      Dong Yaoqi, Kong Weiran, Nhan Do, Wang Shiuh-Luen, Lee Gabriel. Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance[J]. Journal of Semiconductors, 2010, 31(6): 064012. doi: 10.1088/1674-4926/31/6/064012

      Dong Y Q, Kong W R, N Do, Wang S L, Lee G. Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance[J]. J. Semicond., 2010, 31(6): 064012. doi:  10.1088/1674-4926/31/6/064012.
      Export: BibTex EndNote

      Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance

      doi: 10.1088/1674-4926/31/6/064012
      • Received Date: 2015-08-18
      • Accepted Date: 2009-12-18
      • Revised Date: 2010-01-18
      • Published Date: 2010-06-03

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return