An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

Liu Ming; Chen Hong; Li Changmeng; Wang Zhihua

doi:10.1088/1674-4926/31/6/065013

Article Navigation > Journal of Semiconductors > 2010 > 31(6): 065013

Liu Ming, Chen Hong, Li Changmeng, Wang Zhihua. An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process[J]. Journal of Semiconductors, 2010, 31(6): 065013. doi: 10.1088/1674-4926/31/6/065013 Liu M, Chen H, Li C M, Wang Z H. An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process[J]. J. Semicond., 2010, 31(6): 065013. doi: 10.1088/1674-4926/31/6/065013.Export: BibTex EndNote

Citation:

Liu Ming, Chen Hong, Li Changmeng, Wang Zhihua. An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process[J]. Journal of Semiconductors, 2010, 31(6): 065013. doi: 10.1088/1674-4926/31/6/065013

Liu M, Chen H, Li C M, Wang Z H. An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process[J]. J. Semicond., 2010, 31(6): 065013. doi: 10.1088/1674-4926/31/6/065013.

Export: BibTex EndNote

Citation:

Liu M, Chen H, Li C M, Wang Z H. An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process[J]. J. Semicond., 2010, 31(6): 065013. doi: 10.1088/1674-4926/31/6/065013.

Export: BibTex EndNote

PDF( 1502 KB)

An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

doi: 10.1088/1674-4926/31/6/065013

Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China
Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China
Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China
Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China

Received Date: 2015-08-18
Accepted Date: 2009-11-16
Revised Date: 2010-02-05
Published Date: 2010-06-03

Abstract

Abstract

This paper presents a 1 kb sub-threshold SRAM in the 180 nm CMOS process based on an improved 11T SRAM cell with new structure. Final test results verify the function of the SRAM. The minimal operating voltage of the chip is 350 mV, where the speed is 165 kHz, the leakage power is 42 nW and the dynamic power is about 200 nW. The designed SRAM can be used in ultra-low-power SoC.
- sub-threshold SRAM

FullText(HTML)

References(0)

References

An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

doi: 10.1088/1674-4926/31/6/065013

Abstract

References

Proportional views

Catalog

An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

doi: 10.1088/1674-4926/31/6/065013

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content