SEMICONDUCTOR INTEGRATED CIRCUITS

A novel high reliability CMOS SRAM cell

Xie Chengmin, Wang Zhongfang, Wu Longsheng and Liu Youbao

+ Author Affiliations

PDF

Abstract: A novel 8T single-event-upset (SEU) hardened and high static noise margin (SNM) SRAM cell is proposed. By adding one transistor paralleled with each access transistor, the drive capability of pull-up PMOS is greater than that of the conventional cell and the read access transistors are weaker than that of the conventional cell. So the hold, read SNM and critical charge increase greatly. The simulation results show that the critical charge is almost three times larger than that of the conventional 6T cell by appropriately sizing the pull-up transistors. The hold and read SNM of the new cell increase by 72% and 141.7%, respectively, compared to the 6T design, but it has a 54% area overhead and read performance penalty. According to these features, this novel cell suits high reliability applications, such as aerospace and military.

Key words: single-event-upset

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3887 Times PDF downloads: 2371 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 18 March 2011 Online: Published: 01 July 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Xie Chengmin, Wang Zhongfang, Wu Longsheng, Liu Youbao. A novel high reliability CMOS SRAM cell[J]. Journal of Semiconductors, 2011, 32(7): 075011. doi: 10.1088/1674-4926/32/7/075011 Xie C M, Wang Z F, Wu L S, Liu Y B. A novel high reliability CMOS SRAM cell[J]. J. Semicond., 2011, 32(7): 075011. doi: 10.1088/1674-4926/32/7/075011.Export: BibTex EndNote
      Citation:
      Xie Chengmin, Wang Zhongfang, Wu Longsheng, Liu Youbao. A novel high reliability CMOS SRAM cell[J]. Journal of Semiconductors, 2011, 32(7): 075011. doi: 10.1088/1674-4926/32/7/075011

      Xie C M, Wang Z F, Wu L S, Liu Y B. A novel high reliability CMOS SRAM cell[J]. J. Semicond., 2011, 32(7): 075011. doi: 10.1088/1674-4926/32/7/075011.
      Export: BibTex EndNote

      A novel high reliability CMOS SRAM cell

      doi: 10.1088/1674-4926/32/7/075011
      • Received Date: 2015-08-18
      • Accepted Date: 2011-01-17
      • Revised Date: 2011-03-18
      • Published Date: 2011-06-22

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return