SEMICONDUCTOR INTEGRATED CIRCUITS

A 1.2-V, 84-dB $\Sigma\Delta$ ADM in 0.18-μm digital CMOS technology

Shujuan Yin1, and Xiangyu Li2

+ Author Affiliations

 Corresponding author: Yin Shujuan, Email:yinsj03@163.com

PDF

Abstract: A low power and low voltage $\Sigma\Delta$ analog-to-digital modulator is realized with digital CMOS technology, which is due to full compensated depletion mode capacitors. Compared with mixed signal technology, this type of modulator is more compatible for pure digital applications. A pseudo-two-stage class-AB OTA is used in switched-capacitor integrators for low voltage and low power. The modulator is realized in standard SMIC 0.18 μm 1P6M digital CMOS technology. Measured results show that with 1.2 V supply voltage and a 6 MHz sample clock, the dynamic range of the modulator is 84 dB and the total power dissipation is 2460 μW.

Key words: digital CMOS technologylow powerlow voltageanalog-to-digital modulatorsigma delta



[1]
Yao Libin. Low-power low-voltage sigma-delta modulators in nanometer CMOS. Catholic University Leuven, Belgium, 2006 doi: 10.1007/1-4020-4140-3
[2]
Jeongjin R. High-gain class-AB OTA with low quiescent current. Springer Science Business Media, February 2006 doi: 10.1007%2Fs10470-006-4959-1.pdf
[3]
Yin Shujuan, Sun Yihe, Li Xiangyu. Digital 1 V 82μW pseudo-two-stage class-AB OTA with pure digital technology. Tsinghua Science and Technology, 2009, 14(5):53
[4]
Chen Haizhen, Huang Songren, Zhang Hong. A 27 mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit. Journal of Semiconductors, 2013, 34(3):035009 doi: 10.1088/1674-4926/34/3/035009
[5]
Geng B. 0. 13μm mixed signal 1P8M (1P7M, 1P6M) silicate 1. 2 V/2. 5 V SPICE model (Version 2. 0). Attachment No. : QR-QUSM-02-2001-002
[6]
Yin Shujuan, SunYihe. Full compensated depletion-mode MOS-capacitor for pure digital technology low voltage switched-capacitor applications. IEEE International Conference on Electron Devices and Solid-State Circuits, 2007, 1:913 http://ieeexplore.ieee.org/document/4450274/authors
[7]
Yoshizawa H, Huang Y, Temes G C. MOSFET-only switched-capacitor circuits in digital CMOS technology. IEEE J Solid-State Circuits, 1999, 34:734 doi: 10.1109/4.766808
[8]
Tille T, Sauerbrey J. Design of low-voltage MOSFET-only sigma-delta modulators in standard digital CMOS technology. IEEE Trans Circuits Syst Ⅰ, 2004, 51(1):96 doi: 10.1109/TCSI.2003.821296
[9]
Goes J, Vaz B. A 0.9 V $\Sigma\Delta$ modulator with 80 dB SNDR and 83 dB DR using a single-phase technique. IEEE ISSCC Dig Tech, San Francisco, 2006:74
[10]
Roh J, Byun S. A 0.9 V 60μW 1 bit fourth-order delta-sigma modulator with 83-dB dynamic range. IEEE J Solid-State Circuits, 2008, 43(2):225 http://soc.hanyang.ac.kr/kor/journal/international/jssc_0802.pdf
Fig. 1.  Pseudo-two-stage class-AB OTA.

Fig. 2.  Full compensated depletion-mode capacitor.

Fig. 3.  Topology of three-stage ADM with a full compensated MOS capacitor.

Fig. 4.  Chip microphotograph.

Fig. 5.  Power spectrum of output.

Fig. 6.  Power spectrum of output with 0 dB input signals.

Table 1.   Coefficients of the 3rd $\Sigma \Delta$ ADM.

Table 2.   Performances of the three OTAs in SMIC 0.18 $\mu$m technology.

Table 3.   Comparison with other reported $\Sigma \Delta$ ADMs.

[1]
Yao Libin. Low-power low-voltage sigma-delta modulators in nanometer CMOS. Catholic University Leuven, Belgium, 2006 doi: 10.1007/1-4020-4140-3
[2]
Jeongjin R. High-gain class-AB OTA with low quiescent current. Springer Science Business Media, February 2006 doi: 10.1007%2Fs10470-006-4959-1.pdf
[3]
Yin Shujuan, Sun Yihe, Li Xiangyu. Digital 1 V 82μW pseudo-two-stage class-AB OTA with pure digital technology. Tsinghua Science and Technology, 2009, 14(5):53
[4]
Chen Haizhen, Huang Songren, Zhang Hong. A 27 mW 10-bit 125-MSPS charge domain pipelined ADC with a PVT insensitive boosted charge transfer circuit. Journal of Semiconductors, 2013, 34(3):035009 doi: 10.1088/1674-4926/34/3/035009
[5]
Geng B. 0. 13μm mixed signal 1P8M (1P7M, 1P6M) silicate 1. 2 V/2. 5 V SPICE model (Version 2. 0). Attachment No. : QR-QUSM-02-2001-002
[6]
Yin Shujuan, SunYihe. Full compensated depletion-mode MOS-capacitor for pure digital technology low voltage switched-capacitor applications. IEEE International Conference on Electron Devices and Solid-State Circuits, 2007, 1:913 http://ieeexplore.ieee.org/document/4450274/authors
[7]
Yoshizawa H, Huang Y, Temes G C. MOSFET-only switched-capacitor circuits in digital CMOS technology. IEEE J Solid-State Circuits, 1999, 34:734 doi: 10.1109/4.766808
[8]
Tille T, Sauerbrey J. Design of low-voltage MOSFET-only sigma-delta modulators in standard digital CMOS technology. IEEE Trans Circuits Syst Ⅰ, 2004, 51(1):96 doi: 10.1109/TCSI.2003.821296
[9]
Goes J, Vaz B. A 0.9 V $\Sigma\Delta$ modulator with 80 dB SNDR and 83 dB DR using a single-phase technique. IEEE ISSCC Dig Tech, San Francisco, 2006:74
[10]
Roh J, Byun S. A 0.9 V 60μW 1 bit fourth-order delta-sigma modulator with 83-dB dynamic range. IEEE J Solid-State Circuits, 2008, 43(2):225 http://soc.hanyang.ac.kr/kor/journal/international/jssc_0802.pdf
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2330 Times PDF downloads: 11 Times Cited by: 0 Times

    History

    Received: 25 December 2012 Revised: 01 February 2013 Online: Published: 01 August 2013

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Shujuan Yin, Xiangyu Li. A 1.2-V, 84-dB $\Sigma\Delta$ ADM in 0.18-μm digital CMOS technology[J]. Journal of Semiconductors, 2013, 34(8): 085003. doi: 10.1088/1674-4926/34/8/085003 S J Yin, X Y Li. A 1.2-V, 84-dB \begin{document}$\Sigma\Delta$\end{document} ADM in 0.18-μm digital CMOS technology[J]. J. Semicond., 2013, 34(8): 085003. doi: 10.1088/1674-4926/34/8/085003.Export: BibTex EndNote
      Citation:
      Shujuan Yin, Xiangyu Li. A 1.2-V, 84-dB $\Sigma\Delta$ ADM in 0.18-μm digital CMOS technology[J]. Journal of Semiconductors, 2013, 34(8): 085003. doi: 10.1088/1674-4926/34/8/085003

      S J Yin, X Y Li. A 1.2-V, 84-dB \begin{document}$\Sigma\Delta$\end{document} ADM in 0.18-μm digital CMOS technology[J]. J. Semicond., 2013, 34(8): 085003. doi: 10.1088/1674-4926/34/8/085003.
      Export: BibTex EndNote

      A 1.2-V, 84-dB $\Sigma\Delta$ ADM in 0.18-μm digital CMOS technology

      doi: 10.1088/1674-4926/34/8/085003
      Funds:

      Project supported by the National Natural Science Foundation of China (No. 60236020), the Scientific Research Common Program of Beijing Municipal Commission of Education (No. KM201211232018), and the Natural Science Foundation of Beijing City (No. 4112029)

      the National Natural Science Foundation of China 60236020

      the Scientific Research Common Program of Beijing Municipal Commission of Education KM201211232018

      the Natural Science Foundation of Beijing City 4112029

      More Information
      • Corresponding author: Yin Shujuan, Email:yinsj03@163.com
      • Received Date: 2012-12-25
      • Revised Date: 2013-02-01
      • Published Date: 2013-08-01

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return