SEMICONDUCTOR INTEGRATED CIRCUITS

A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction

Zhao Hongliang, Zhao Yiqiang, Geng Junfeng, Li Peng and Zhang Zhisheng

+ Author Affiliations

PDF

Abstract: A low power 10-bit 250-k sample per second (KSPS) cyclic analog to digital converter (ADC) is presented. The ADC's offset errors are successfully cancelled out through the proper choice of a capacitor switching sequence. The improved redundant signed digit algorithm used in the ADC can tolerate high levels of the comparator's offset errors and switched capacitor mismatch errors. With this structure, it has the advantages of simple circuit configuration, small chip area and low power dissipation. The cyclic ADC manufactured with the Chartered 0.35 μm 2P4M process shows a 58.5 dB signal to noise and distortion ratio and a 9.4 bit effective number of bits at a 250 KSPS sample rate. It dissipates 0.72 mW with a 3.3 V power supply and occupies dimensions of 0.42 × 0.68 mm2.

Key words: cyclic ADC

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3506 Times PDF downloads: 4711 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 27 September 2010 Online: Published: 01 February 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Zhao Hongliang, Zhao Yiqiang, Geng Junfeng, Li Peng, Zhang Zhisheng. A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction[J]. Journal of Semiconductors, 2011, 32(2): 025008. doi: 10.1088/1674-4926/32/2/025008 Zhao H L, Zhao Y Q, Geng J F, Li P, Zhang Z S. A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction[J]. J. Semicond., 2011, 32(2): 025008. doi: 10.1088/1674-4926/32/2/025008.Export: BibTex EndNote
      Citation:
      Zhao Hongliang, Zhao Yiqiang, Geng Junfeng, Li Peng, Zhang Zhisheng. A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction[J]. Journal of Semiconductors, 2011, 32(2): 025008. doi: 10.1088/1674-4926/32/2/025008

      Zhao H L, Zhao Y Q, Geng J F, Li P, Zhang Z S. A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction[J]. J. Semicond., 2011, 32(2): 025008. doi: 10.1088/1674-4926/32/2/025008.
      Export: BibTex EndNote

      A low-power 10-bit 250-KSPS cyclic ADC with offset and mismatch correction

      doi: 10.1088/1674-4926/32/2/025008
      • Received Date: 2015-08-18
      • Accepted Date: 2010-08-11
      • Revised Date: 2010-09-27
      • Published Date: 2011-01-10

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return