| Citation: |
Zhang Xiaoyang, Jia Song, Wang Yuan, Zhang Ganggang. Design of Low Power and High Performance Explicit-Pulsed Flip-Flops[J]. Journal of Semiconductors, 2008, In Press.
Zhang X Y, Jia S, Wang Y, Zhang G G. Design of Low Power and High Performance Explicit-Pulsed Flip-Flops[J]. J. Semicond., 2008, 29(10): 2064.
Export: BibTex EndNote
|
Design of Low Power and High Performance Explicit-Pulsed Flip-Flops
-
Abstract
The speed and delay of flip-flops are critical to the performance of digital circuit systems.Two novel structures for dual-edge triggered explicit-pulsed flip-flops are proposed in this paper.The charging and discharging times are greatly reduced due to the lower capacitance of the interval nodes in the new structures,and the short circuit power consumption is diminished by overcoming the race problem as well.The flip-flops are also superior to the structures reported in the literature in terms of both power dissipation and working speed.-
Keywords:
- digital circuits,
- flip-flops,
- high speed,
- low power,
- pulse
-
References
-
Proportional views
DownLoad: