Chin. J. Semicond. > 2005, Volume 26 > Issue 8 > 1656-1661

CONTENTS

可缩放的开路通路地屏蔽电感在片测试结构去嵌入方法

菅洪彦 , 唐珏 , 唐长文 , 何捷 and 闵昊

PDF

Key words: 片上电感按比例缩放开路通路去嵌入在片测试

  • Search

    Advanced Search >>

    Article Metrics

    Article views: 2493 Times PDF downloads: 1577 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: Online: Published: 01 August 2005

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Export: BibTex EndNote
      Citation:


      Export: BibTex EndNote

      • Received Date: 2015-08-18

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return