| Citation: |
Chen Liguang, Wang Yabin, Wu Fang, Lai Jinmei, Tong Jiarong, Zhang Huowen, Tu Rui, Wang Jian, Wang Yuan, Shen Qiushi, Yu Hui, Huang Junnai, Lu Haizhou, Pan Guanghua. Design and Implementation of an FDP Chip[J]. Journal of Semiconductors, 2008, In Press.
Chen L G, Wang Y B, Wu F, Lai J M, Tong J R, Zhang H W, Tu R, Wang J, Wang Y, Shen Q S, Yu H, Huang J N, Lu H Z, Pan G H. Design and Implementation of an FDP Chip[J]. J. Semicond., 2008, 29(4): 713.
Export: BibTex EndNote
|
Design and Implementation of an FDP Chip
-
Abstract
A novel Fudan programmable logic chip (FDP) was designed and implemented with a SMIC 0.18μm CMOS logic process.The new 3-LUT based logic cell circuit increases logic density about 11% compared with a traditional 4-input LUT.The unique hierarchy routing fabrics and effective switch box optimize the routing wire segments and make it possible for different lengths to connect directly.The FDP contains 1,600 programmable logic cells,160 programmable I/O,and 16kbit dual port block RAM.Its die size is 6.104mm×6.620mm,with the package of QFP208.The hardware and software cooperation tests indicate that FDP chip works correctly and efficiently. -
References
-
Proportional views
DownLoad: