SEMICONDUCTOR INTEGRATED CIRCUITS

A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction

Yan Xiaozhou, Kuang Xiaofei and Wu Nanjian

+ Author Affiliations

PDF

Abstract: This paper proposes a fast-settling frequency-presetting PLL frequency synthesizer. A mixed-signal VCO and a digital processor are developed to accurately preset the frequency of VCO and greatly reduce the settling time. An auxiliary tuning loop is introduced in order to reduce reference spur caused by leakage current. The digital pro-cessor can automatically compensate presetting frequency variation with process and temperature, and control the operation of the auxiliary tuning loop. A 1.2 GHz integer-Nsynthesizer with 1 MHz reference input was imple-mented in a 0.18μm process. The measured results demonstrate that the typical settling time of the synthesizer is less than 3 s, and the phase noise is –108 dBc/Hz @ 1 MHz. The reference spur is –52 dBc.

Key words: fast-settling frequency synthesizer process variation compensation spur reduction

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4249 Times PDF downloads: 2576 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 03 November 2008 Online: Published: 01 April 2009

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Yan Xiaozhou, Kuang Xiaofei, Wu Nanjian. A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction[J]. Journal of Semiconductors, 2009, 30(4): 045007. doi: 10.1088/1674-4926/30/4/045007 Yan X Z, Kuang X F, Wu N J. A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction[J]. J. Semicond., 2009, 30(4): 045007. doi:  10.1088/1674-4926/30/4/045007.Export: BibTex EndNote
      Citation:
      Yan Xiaozhou, Kuang Xiaofei, Wu Nanjian. A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction[J]. Journal of Semiconductors, 2009, 30(4): 045007. doi: 10.1088/1674-4926/30/4/045007

      Yan X Z, Kuang X F, Wu N J. A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction[J]. J. Semicond., 2009, 30(4): 045007. doi:  10.1088/1674-4926/30/4/045007.
      Export: BibTex EndNote

      A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction

      doi: 10.1088/1674-4926/30/4/045007
      • Received Date: 2015-08-18
      • Accepted Date: 2008-09-13
      • Revised Date: 2008-11-03
      • Published Date: 2009-04-07

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return