Chin. J. Semicond. > 2006, Volume 27 > Issue 1 > 35-40

LETTERS

Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET

Bi Jinshun, Wu Junfeng and Hai Chaohe

+ Author Affiliations

PDF

Abstract: A novel planar DGDT FDSOI nMOSFET is presented,and the operation mechanism is discussed.The device fabrication processes and characteristics are simulated with Tsuprem 4 and Medici.The back-gate n-well is formed by implantation of phosphorus at a dosage of 3×1013cm-2 and an energy of 250keV and connected directly to a front-gate n+ polysilicon.This method is completely compatible with the conventional bulk silicon process.Simulation results show that a DGDT FDSOI nMOSFET not only retains the advantages of a conventional FDSOI nMOSFET over a partially depleted (PD) SOI nMOSFET--that is the avoidance of anomalous subthreshold slope and kink effects but also shows a better drivability than a conventional FDSOI nMOSFET.

Key words: double-gate structuredynamic thresholdFDSOInMOSFET

  • Search

    Advanced Search >>

    Article Metrics

    Article views: 3154 Times PDF downloads: 1707 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: Online: Published: 01 January 2006

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Bi Jinshun, Wu Junfeng, Hai Chaohe. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Journal of Semiconductors, 2006, In Press. Bi J S, Wu J F, Hai C H. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Chin. J. Semicond., 2006, 27(1): 35.Export: BibTex EndNote
      Citation:
      Bi Jinshun, Wu Junfeng, Hai Chaohe. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Journal of Semiconductors, 2006, In Press.

      Bi J S, Wu J F, Hai C H. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Chin. J. Semicond., 2006, 27(1): 35.
      Export: BibTex EndNote

      Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET

      • Received Date: 2015-08-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return