Chin. J. Semicond. > 2006, Volume 27 > Issue 8 > 1508-1513

PAPERS

Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference

Wang Han and Ye Qing

+ Author Affiliations

PDF

Abstract: An ultra-low power CMOS voltage reference circuit is presented.To find the loop parameters of the op-amp and the core circuit,different techniques called loop gain and return ratio are applied,respectively.Fabricated in an SMIC 0.18μ CMOS process,the chip generates a reference voltage of 0.4V in a power supply range of 0.6~1.5V with a maximum temperature coefficient of 80ppm/℃.The total current is 4.8μA and the chip area (not including the PAD) is 0.045mm2.

Key words: voltage referenceultra-low supplystabilityloop gainreturn ratio返回比

  • Search

    Advanced Search >>

    Article Metrics

    Article views: 2974 Times PDF downloads: 2241 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: Online: Published: 01 August 2006

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Wang Han, Ye Qing. Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference[J]. Journal of Semiconductors, 2006, In Press. Wang H, Ye Q. Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference[J]. Chin. J. Semicond., 2006, 27(8): 1508.Export: BibTex EndNote
      Citation:
      Wang Han, Ye Qing. Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference[J]. Journal of Semiconductors, 2006, In Press.

      Wang H, Ye Q. Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference[J]. Chin. J. Semicond., 2006, 27(8): 1508.
      Export: BibTex EndNote

      Design and Stability Analysis of a 0.6V Supply CMOS Voltage Reference

      • Received Date: 2015-08-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return