SEMICONDUCTOR INTEGRATED CIRCUITS

A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology

Qiao Ning, Zhang Guoquan, Yang Bo, Liu Zhongli and Yu Fang

+ Author Affiliations

PDF

Abstract: A 10-bit 50-MS/s reference-free low power successive approximation register (SAR) analog-to-digital converter (ADC) is presented. An energy efficient switching scheme is utilized in this design to obtain low power and high frequency operation performance without an additional analog power supply or on-chip/off-chip reference. An on-chip calibration DAC (CDAC) is implemented to cancel the offset of the latch-type sense amplifier (SA) to ensure precision whilst getting rid of the dependence on the pre-amplifier, so that the power consumption can be reduced further. The design was fabricated in IBM 0.18-μm 1P4M SOI CMOS process technology. At a 1.5-V supply and 50-MS/s with 5-MHz input, the ADC achieves an SNDR of 56.76 dB and consumes 1.72 mW, resulting in a figure of merit (FOM) of 61.1 fJ/conversion-step.

Key words: successive approximation registeranalog-to-digital converterreference-freeon-chip calibrationenergy efficient

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]
[25]
  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3772 Times PDF downloads: 4918 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: 10 April 2012 Online: Published: 01 September 2012

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Qiao Ning, Zhang Guoquan, Yang Bo, Liu Zhongli, Yu Fang. A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology[J]. Journal of Semiconductors, 2012, 33(9): 095005. doi: 10.1088/1674-4926/33/9/095005 Qiao N, Zhang G Q, Yang B, Liu Z L, Yu F. A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology[J]. J. Semicond., 2012, 33(9): 095005. doi: 10.1088/1674-4926/33/9/095005.Export: BibTex EndNote
      Citation:
      Qiao Ning, Zhang Guoquan, Yang Bo, Liu Zhongli, Yu Fang. A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology[J]. Journal of Semiconductors, 2012, 33(9): 095005. doi: 10.1088/1674-4926/33/9/095005

      Qiao N, Zhang G Q, Yang B, Liu Z L, Yu F. A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology[J]. J. Semicond., 2012, 33(9): 095005. doi: 10.1088/1674-4926/33/9/095005.
      Export: BibTex EndNote

      A 10-bit 50-MS/s reference-free low power SAR ADC in 0.18-μm SOI CMOS technology

      doi: 10.1088/1674-4926/33/9/095005
      • Received Date: 2015-08-20
      • Accepted Date: 2012-03-19
      • Revised Date: 2012-04-10
      • Published Date: 2012-08-21

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return