

Study of Multiple SiGe/Si Layers Epitaxy and Selective Etching for High Performance Dynamic Random Access Memory(DRAM) Application

Zhenzhen Kong^{1,4}, Hongxiao Lin^{3,4}, Hailing Wang², Yanpeng Song², Junjie Li¹, Xiaomeng Liu², Yuanhao Miao^{1,3}, Yiwen Zhang^{1,4}, Yuhui Ren^{1,4}, Chen Li^{1,4}, Jiahao Yu^{1,4}, Jinbiao Liu^{1,4}, Jingxiong Liu^{1,4}, Qinzhu Zhang¹, Jianfeng Gao¹, Huihui Li², Xiangsheng Wang², Junfeng Li¹, Anyan Du¹, Henry H. Radamson³, Chao Zhao², Tianchun Ye^{1,4}, Guilei Wang^{2,5†}

¹Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China;

²Beijing Superstring Academy of Memory Technology, Beijing 100176, China;

³Research and Development Center of Optoelectronic Hybrid IC, Guangdong Greater Bay Area Institute of Integrated Circuit and System, Guangdong, 510535, China;

⁴Microelectronics Institute, University of Chinese Academy of Sciences, Beijing 100049, China;

⁵Hefei National Laboratory, Hefei 230088, P. R. China




Fig. S1. The roughness and R_q of different thickness multilayers. (a) SiGe (20 nm) / Si MLs structure; (b) SiGe (40 nm) / Si MLs structure; (c) SiGe (60 nm) / Si MLs structure.¹

† Correspondence to: Guilei Wang, Email: Guilei.Wang@bjsamt.org.cn




Fig. S2. The SEM profile of SiGe(40nm) / Si MLS structure after 5s and 25s lateral etch.




Fig. S3. The etch rate of lateral dry etching for three MLs structures.