A Novel Fully-Depleted Dual-Gate MOSFET

Zhang Guohe[†], Shao Zhibiao, Han Bin, and Liu Derui

(Department of Microelectronics, Xi'an Jiaotong University, Xi'an 710049, China)

Abstract: A novel fully-depleted dual-gate MOSFET with a hetero-material gate and a lightly-doped drain is proposed. The hetero-material gate, which consists of a main gate and two side-gates, is used to control the surface potential distribution. The fabrication process and the device characteristics are simulated with Tsuprem-4 and Medici separately. Compared to a common DG fully depleted SOI MOSFET, the proposed device has much higher on/off current ratio and superior sub-threshold slope. The on/off current ratio is about 10^{10} and the sub-threshold slope is nearly 60 mV/dec under a $0.18 \mu \text{m}$ process.

Key words: hetero-material gate; on/off current ratio; sub-threshold slope; SOI FET

EEACC: 2560R

CLC number: TN386.1 Document code: A Article ID: 0253-4177(2007)09-1359-05

1 Introduction

With the size of devices scaling down, the limits of conventional MOS structures are becoming more pronounced due to strong short-channel effects (SCEs) and quantum effects. The fully-depleted dual-gate (FDDG) SOI MOSFET is a good device candidate for silicon nano-scale $CMOS^{[1\sim 5]}$. The FDDG SOI structure has attracted particular attention due to its improved current drive capability^[6,7]. However, common FD-DG SOI MOSFETs also suffer from SCEs and severe anomalous off-state current. In order to improve transport efficiency and suppress SCEs, many methods have been proposed, such as the HALO, unsymmetrical doping, the split gate, and the hetero-material gate MOSFET (HMG-FET)[8~13]. There are several technologies to realize the fabrication of sub-0. $1\mu m$ gates. Ashing and trimming technologies have been successfully used to make about 17nm lines^[14]. E-beam lithography has produced 15nm gates^[15]. Spacer patterning technology is another way to achieve sub-0. 1µm hetero-material gates[16,17]. The HMGFET structure is quite suitable for low-power high performance circuits in the VLSI industry because of its inherent benefits.

To enhance immunity against SCEs and offstate current and thereby improve device reliabiliA cross-section view of the novel pMOS device is shown in Fig. 1. Compared to a common DG, the proposed configuration is demonstrated as an extremely reliable device configuration for low power high-speed applications.




Fig. 1 Cross-sectional view of the novel structure

ty in high performance circuit applications, a novel fully-depleted dual-gate MOSFET with heteromaterial gate and lightly-doped drain structure is proposed. Only pMOS was studied here because one of the most important applications is for SRAM, in which the off-state current is a crucial issue. The top gate consists of two side gates (SG), which are biased independently of the main gate (MG) to provide an electrical shield to the channel region. To further reduce the off-state current, the S/D LDD frame is employed [10].

[†] Corresponding author. Email; ghzhang@stu. xjtu. edu. cn Received 31 January 2007, revised manuscript received 14 May 2007

2 Process design of the structure

The process flow of the novel structure is shown in Fig. 2. The designed process was simulated with Tsuprem-4.

A p (100) silicon wafer was kept in 1000°C dry oxygen for 60min to form an oxide film. A 40nm-thick amorphous silicon layer doped with boron was deposited to form the bottom gate (BG). Then a 3nm-thick low temperature oxide (LTO) layer was deposited to form the BG dielectric. After that, a nitride sacrificial layer was deposited, as shown in Fig. 2(a). The nitride sacrificial layer was then polished away by chemical mechanical polishing (CMP) using the BG dielectric as a polish stop. An epi seed window was then opened on the bottom oxide on one side of the BG. The selective epitaxial silicon for the source, drain, and channel was then grown out of the seed window^[18,19] (Fig. 2 (b)). Later, the wafer was kept in 900°C dry oxygen for 10min to form the top gate dielectric. The oxides above the drain and source were etched away. A nitride sacrificial layer was deposited on the top. The excess nitride

was polished away by CMP using the top gate dielectric as a polish stop. Then the top gate was deposited and heavily doped with phosphorus as shown in Fig. 2(c). The side gates can be realized by a self-aligned asymmetric sidewall spacer process^[20]. With one side gate masked, the top gate was asymmetrically etched, and then a 3nmthick vertical separation oxide was formed by LTO (Fig. 2(d)). Another side of the top gate was done by the same process (Fig. 2(e)). After removing the mask, the side gate was deposited, doped with boron, asymmetrically etched, and finally polished by CMP using the main gate as a polish stop (Fig. 2(f)). Later a nitride sacrificial layer was deposited on the top gate, and then two more separation oxide layers were formed by LTO (Fig. 2 (g)). The nitrides were removed by wet etching (H₃ PO₄). Finally, the source/drain was elevated by SEG. A conventional LDD process was used. The implant energy for LDD and source/ drain doping were both 10keV, and the dose was 2×10^9 for light implanting and 5×10^{14} for heavy implanting. The final structure is shown in Fig. 2 (h).




Fig. 2 Process flow of the novel structure




Fig. 3 Electric field distribution in the channel for various drain bias values

3 Parameter simulation and analysis

The proposed structure was simulated by MEDICI. The simulated longitudinal electric field distribution of the device for various SG bias values is shown in Fig. 3. The lengths of the BG, the front MG, and SG are 0.18, 0.06, and 0.054 μ m, respectively. The BG and MG are biased at -0.4 V. It is evident from the figure that the increasing of the absolute value of negative SG bias reduces the electric field considerably at the drain end and increases the electric field at the source end. The hole velocity was improved and the hot carrier effect was suppressed accordingly. As a result, the on-state and off-state current can be effectively controlled by changing the SG bias.

The novel structure can suppress SCEs due to a screening effect, which is induced by a step change of the potential along the channel. Figure 4 shows the surface potential of the channel for various drain bias values. It can be seen from the figure that due to the presence of shielding provided by the inversion regions under the




Fig. 4 Surface potential of the channel for various SG bias values




Fig. 5 Simulation results of the drain current

side gates, there is no significant potential change under the main gate. After current saturation, the additional drain voltage is absorbed under the side gate at the drain end. As a consequence, the $V_{\rm DS}$ has only a very small effect on the drain current after saturation. Therefore, the side gates are expected to effectively suppress the SCEs.

Figure 5 shows the simulated output characteristics. The minimum off-state current is about $10^{-13} \sim 10^{-14}$ A/ μ m. The on-state current is about 10^{-4} A/ μ m. The ratio of the on and off current is about 10^{10} . A DG MOSFET with LDD was proposed just for the purpose of gaining a slight off-state current in Ref. [10], and the on/off current ratio is about 10^7 . Compared to the device in Ref. [10], the anomalous current of the DG MOSFET has decreased remarkably, whereas the change of the on current is negligible. It can be seen that the channel current can be effectively controlled by the side gate bias. As a result, this increases the flexibility in controlling the output characteristics.

Two FETs with channel lengths of 0.18 and 0.35 μm , respectively, are studied. As shown in Fig. 6, the sub-threshold slope of 0.35 μm is nearly 60 mV/dec. The sub-threshold slope of the 0.18 μm device is not as good as that; however, it can also be optimized by controlling the side gate bias. It can be seen from the figure that the side gate affects the sub-threshold slope of smaller devices more evidently. Through changing the side gate bias, better sub-threshold slope can be obtained.

The threshold voltage values in the simulation are obtained from the commonly used maximum transconductance method. Figure 7 shows the threshold voltage roll-off as it varies with side gate bias. The roll-off is very small when the side




Fig. 6 Sub-threshold slope changes with SG voltage

gate voltage changes in the ideal work region. When given a positive side gate bias, the threshold voltage can also be controlled by changing the side gate bias. But unfortunately, the sub-threshold slope is up at this time.

4 Conclusion and prospect

To enhance immunity against SCEs and offstate current, a novel fully-depleted dual-gate MOSFET with a hetero-material gate and a lightly-doped drain structure is proposed. In the structure, two side gates on either side of the main gate are biased independently of the main gate to provide an effective electrical shield for the channel region from the drain voltage variations. The immunity of short channel effects and output characteristics have been improved accordingly. Compared with the existing common DG FET reported in Ref. [10], the proposed structure has much lower off-state leakage current and superior sub-threshold slope without significant change of the on-state current. A larger on/off current ratio is obtained accordingly. Moreover, the use of a changeable side gate bias to optimize the sub-




Fig. 7 Adjust threshold voltage with SG voltage

threshold slope and threshold voltage leads to the flexibility of channel controlling.

Further improvements can be expected by the designing of the process and optimizing the length ratio between MG and SG. It is expected that the proposed device could be of significant use in CMOS applications requiring extreme scaling with low power, high speed, and good reliability.

References

- [1] Wu Y C, Chang T C, Liu P T, et al. Reduction of leakage current in metal-induced lateral crystallization polysilicon TFTs with dual-gate and multiple nanowire channels. IEEE Electron Lett, 2005, 26(9), 646
- [2] Bi Jinshun, Wu Junfeng, Hai Chaohe. Simulation of a double-gate dynamic threshold voltage fully depleted silicon-on-in-sulator nMOSFET. Chinese Journal of Semiconductors, 2006, 27(1), 35
- [3] Li Y, Chou H M. A comparative study of electrical characteristic on sub-10-nm double-gate MOSFETs. IEEE Trans Nanotechnology, 2005, 4(5):645
- [4] Suzuki K, Tanaka T, Tosaka Y, et al. Scaling theory for double-gate SOI MOSFET's. IEEE Trans Electron Devices, 1993,40(12);2326
- [5] Francis P, Terao A, Flandre D, et al. Modeling of ultrathin double-gate nMOS/SOI transistors. IEEE Trans Electron Devices, 1994, 41(5):715
- [6] Reddy G V, Kumar M J. A new dual-material double-gate (DMDG) nano-scale SOI MOSFET-two-dimensional analytical modeling and simulation. IEEE Trans Electron Devices, 2005,4(2):260
- [7] Chaudhry A, Kumar M J. Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET. IEEE Trans Electron Devices, 2004, 51(9):1463
- [8] Goel K, Saxena M, Gupta M, et al. Three region hetero-material gate oxide stack (TMGOS) epi-MOSFET: a new device structure for reduced short channel effects. IEEE International Semiconductor Device Research Symposium, 2005:72
- [9] Zhou X,Long W. Novel hetero-material gate (HMG) MOS-FET for deep-submicron ULSI technology. IEEE Trans Electron Devices, 1998, 45(12): 2546
- [10] Zhang S, Han R, Sin J K O, et al. Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD. IEEE Trans Electron Devices, 2002, 49(8):1490
- [11] Xiong S, King T J, Bokor J. A comparison study of symmetric ultrathin-body double-gate devices with metal source/drain and doped source/drain. IEEE Trans Electron Devices, 2005, 52(8):1859
- [12] Majkusiak B, Janik T, Walczak J. Semiconductor thickness effects in the doble-gate SOI MOSFET. IEEE Trans Electron Devices, 1998, 45(5):1127
- [13] Wong H S P, Chan K K, Taw Y. Self-aligned (top and bottom) double-gate MOSFET with a 25nm thick silicon channel. Technical Digest of Electron Devices Meeting, 1997;42
- [14] Asano K, Choi Y K, King T J, et al. Patterning sub-30-nm MOSFET gate with I-line lithography. IEEE Trans Electron Devices, 2001, 48(5):1004

- [15] Kedzierski J, Xuan P, Anderson E, et al. Complementary silicide source/drain thin-body MOSFET's for the 20nm gate length regime. IEDM Tech Dig, 2000;57
- [16] Liu Wen'an, Huang Ru, Zhang Xing. Development of CMOS devices and circuits with sub-0. 1μm gate length. Chinese Journal of Semiconductors, 2004, 25(5): 583 (in Chinese) [刘文安,黄如,张兴.亚 0. 1μm 栅长 CMOS 器件和电路的研制.半导体学报,2004,25(5):583]
- [17] Choi Y K, King T J, Hu C. A spacer patterning technology for nanoscale CMOS. IEEE Trans Electron Devices, 2002, 49 (3):436
- [18] Denton J P, Neudeck G W. Fully depleted dual-gated thinfilm SOI P-MOSFET's fabricated in SOI islands with an isolated buried polysilicon back gate. Electron Device Lett, 1996,17(11);509
- [19] Wong H S P, Chan K K, Taw Y. Self-aligned (top and bottom) double-gate MOSFET with a 25nm Thick silicon channel. IEEE Electron Device Meeting, 1997, 427
- [20] Zhou X. Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFET's) with gate-material engineering. IEEE Trans Electron Devices, 2000, 47 (1):113

一种新型全耗尽双栅 MOSFET

(西安交通大学电子科学与技术系,西安 710049)

摘要:提出一种新型全耗尽双栅 MOSFET,该器件具有异质栅和 LDD 结构.异质栅由主栅和两个侧栅组成,分区 控制器件的沟道表面势垒.通过 Tsuprem-4 工艺模拟和 Medici 器件模拟验证表明,与普通双栅全耗尽 SOI 相比,该器件获得了更好的开态/关态电流比和亚阈值斜率.在 $0.18\mu m$ 工艺下,开态/关态电流比约为 10^{10} ,亚阈值斜率 接近 60mV/dec.

关键词: 异质栅; 关态电流; 亚阈值斜率; SOI 场效应晶体管

EEACC: 2560R

中图分类号: TN386.1 文献标识码: A 文章编号: 0253-4177(2007)09-1359-05