# An 8~20GHz Monolithic SPDT GaAs pin Diode Switch\*

Wu Rufei<sup>†</sup>, Yin Junjian, Liu Huidong, and Zhang Haiying

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract: Monolithic GaAs pin diode single pole double throw (SPDT) switches based on the fabrication technology of IMECAS are designed, fabricated, and tested. These SPDT switches achieve an insertion loss of 1.5dB, isolation of 32dB, and input and output return losses over 10dB from 8 to 20GHz. The switch design uses 2.5 $\mu$ m thick I-region GaAs pin diodes and a series-shunt-shunt switch topology in each arm. These performance characteristics are measured at a normal bias setting of 1.3V, which corresponds to 7mA of series diode bias current.

**Key words:** X/Ku-band; SPDT; switches; GaAs; pin diodes **PACC:** 3220D; 7280E **EEACC:** 1350H; 2520D; 2570A

#### 1 Introduction

Monolithic GaAs pin diodes have been successfully demonstrated as control elements in many monolithic microwave integrated circuits (MMICs), including attenuators/limiters [1,2], phase shifters [3], and switches [4,5]. These components are widely used in a variety of wireless RF and microwave communication circuits and systems, such as transmit/receive modules, multiplexers/de-multiplexers, canalized amplifiers, and sampling hold units.

The low on-state resistance and low off-state capacitance, coupled with the small physical size of the GaAs pin diodes, allow circuit topologies not possible with field effect transistor (FET)-based technology. Moreover, the pin diodes demonstrate a much higher cutoff frequency (900~1000GHz versus typical MES-FET's 300GHz)<sup>[6]</sup>. Unlike the MESFET switches<sup>[7,8]</sup>, the third-order intercept point of the pin diode switches increases with the frequency<sup>[9]</sup>. The vertical epitaxial structure of the pin diodes is expected to have power handling capability superior to that of MESFET.

This paper reports on a monolithic SPDT GaAs pin diode switch that exhibits an insertion loss of 1.5dB and isolation of 32dB, while maintaining input and output return losses greater than 10dB from 8 to 20GHz. The process and the model of GaAs pin diodes and the design and performance of the SPDT switches are discussed.

### 2 GaAs pin diode process and model

Diodes were manufactured on a molecular beam epitaxy (MBE) grown material provided by the Institute of Physics of the Chinese Academy of Sciences. The vertical epitaxial structure employs minimized intrinsic resistance and increased carrier injection efficiency compared to a planar structure. Diodes were fabricated on circular mesas using wet etching with  $H_3 PO_4 : H_2 O_2 : H_2 O = 2 : 3 : 30$  solution. The  $12 \mu m$ -layer with a free hole concentration of 1  $\times$  10<sup>18</sup>  $\sim$  5  $\times$  $10^{19} \, \text{cm}^{-3}$ . The p<sup>+</sup>-layer was followed by a 2.5  $\mu$ mthick intrinsic layer of  $1 \times 10^{15} \, \mathrm{cm}^{-3}$  n-type material and a  $1\mu \text{m}$ ,  $3 \times 10^{18} \text{ cm}^{-3} \text{ n}^{+}$  bottom layer. The p-type metal contact was made of Pt/Ti/Au. A Ni/Ge/Au/ Ge/Ni/Au contact was then deposited on the n<sup>+</sup>layer. Both contacts were annealed at 375°C for 1min at the same time. Diodes were passivated with 0.5  $\mu$ m Si<sub>3</sub> N<sub>4</sub>. Electroplating was used to implement the electrode down-leads instead of evaporation since evaporation is anisotropic and cannot cover the p<sup>+</sup> - and ilayers step tightly, whereas the electroplating is isotropic. The diode structure is shown in Fig. 1. Table 1 demonstrates the main parameters of each layer. The GaAs pin diode demonstrates a turn-on voltage of  $V_{\rm on}$ = 1.22V and a reverse breakdown voltage of  $V_{\rm BD}$  = -60 V.

The equivalent circuit model for the GaAs pin diodes was proposed by Institute of Microelectronics, Chinese Academy of Sciences<sup>[10]</sup>, as shown in Fig. 2.

<sup>\*</sup> Project supposed by the National Natural Science Foundation of China (No. 10002909) and the State Key Development Program for Basic Research of China (No. G2002CB311901)

<sup>†</sup> Corresponding author. Email:rfwu04@mails. gucas. ac. cn Received 29 April 2008, revised manuscript received 12 June 2008




Fig. 1 Cross-sectional view of the diode structure

Table 1 GaAs pin diode structure parameters

| Layer          | Doping                                   | Width            | Radius           |
|----------------|--|------------------|------------------|
|                | /cm <sup>-3</sup>                        | $/\mu\mathrm{m}$ | $/\mu\mathrm{m}$ |
| p <sup>+</sup> | $1 \times 10^{18} \sim 5 \times 10^{19}$ | 0.4              | 12               |
| i              | $1 \times 10^{15}$                       | 2.5              | 12               |
| n +            | $3 \times 10^{18}$                       | 1                | 80               |

The GaAs pin diode is divided into three parts, namely the  $p^+$ - $n^-$  junction, the base region, and the  $n^-$ - $n^+$  junction, and are modeled separately. The whole model of the pin diode is then formed by combining the three sub-models. In this model,  $R_1$  is the  $p^+$ - $n^-$  junction intrinsic resistor,  $C_1$  is the  $p^+$ - $n^-$  junction capacitor,  $R_1$  is the base region resistor,  $R_2$  is the  $n^-$ - $n^+$  junction intrinsic resistor,  $C_2$  is the  $n^-$ - $n^+$  junction capacitor,  $L_s$  is the parasitic inductor, and  $R_c$  is the contact resistor. The model can be simplified to a resistor in the on state and a capacitor in the off-state, as

shown in Fig. 2(b). Taking advantage of this model, the value of the on-state resistance  $R_{\rm on}$  and off-state capacitance  $C_{\rm off}$  are extracted. The former is 1.3 $\Omega$  at 7mA forward bias and the latter is 20fF at zero bias.

### 3 Circuit design

A single pole double throw (SPDT) switch circuit is designed with the GaAs diodes presented in section 2. Figure 3 shows the schematic of SPDT switches with a bias network. A series-shunt-shunt switch configuration is designed in each arm to minimize the through insertion loss and maximize the isolation. According to Fig. 3, the circuit "through" state (input to output1) is formed when the series diode D1 is forward biased and the shunt diodes D2 and D3 are reverse biased. Similarly, when D4 is reverse biased and D5 and D6 are forward biased, an "isolation" state (input to output2) of the circuit is formed.

The lengths of all the transmission lines are optimized for minimum insertion loss and relatively large isolation. To bias the diodes, a spiral inductor employed as an on-chip RF choke is an attractive option due to its relatively low loss. However, bias networks with quarter wavelength transmission lines are favored as a better choice for their advantages of higher modeling accuracy, which corresponds to more predictable responses. The lengths of  $L_5$ ,  $L_6$ , and  $L_7$  are calculated due to frequency range to minimize the signal leakage from bias networks. Due to their long length, especially at relatively low frequency, serpen-




Fig. 2 Equivalent circuit model of GaAs pin diodes (a) Whole model; (b) Simplified model at on and off state




Fig. 3 Schematic of the monolithic SPDT switch




Fig. 4 Layout of the monolithic SPDT switch

tine lines are used to minimize the circuit size. It is necessary to optimize the serpentine lines to prevent electromagnetic coupling between them. The simulator of momentum is used to demonstrate the coupling effect between those serpentine lines.

### 4 Small signal performance

The SPDT switch circuit dimensions are  $1265\mu m \times 2105\mu m$ . The layout of the SPDT switch is shown in Fig. 4. The performance with an on-chip bias network SPDT switch was measured with bias1 of -1.3V and bias2 of 1.3V. The direct current of the series diode at the through state is 7mA.

Figure 5 shows the measured insertion loss of the through arm with bias1 of -1.3V and bias2 of 1.3V. In other words, the forward current of the through arm is only 7mA. From 8 to 20GHz, the insertion loss is less than 3.5dB, and the minimum value is 1.5dB. The return losses of both the input and output, as shown in Figs. 6 and 7, are greater than 10dB. Figure 8 shows the switch isolation is larger than 21dB, with a maximum value of 32dB. It is evident that the insertion loss of the switch will be further decreased by minimizing the off-state capacitance of GaAs pin diodes.

The power-handling capability of GaAs pin swit-




Fig. 5 Measured insertion loss from 8 to 20GHz of SPDT GaAs pin diode switches




Fig.6 Measured input return loss from 8 to 20GHz of SPDT GaAs pin diode switches




Fig. 7 Measured output return loss from 8 to 20GHz of SPDT GaAs pin diode switches

ches is evaluated on an automated on-wafer load-pull measurement system. Measurements are performed at 15GHz, at which large power signal sources are available. The  $P_{0.1 \text{dB}}$  is about 10 dBm, as shown in Fig. 9.

#### 5 Conclusion

This paper reports a monolithic SPDT switch based on the fabrication technology of GaAs pin diodes from Institute of Microelectronics, Chinese Academy of Sciences, To simulate the SPDT switch, an accurate small signal model of GaAs pin diodes is developed. From 8 to 20GHz, the insertion loss of the




Fig. 8 Measured isolation from 8 to  $20 \mathrm{GHz}$  of SPDT GaAs pin diode switches




Fig. 9  $P_{0.1dB}$  of GaAs pin SPDT switches

SPDT switch is less than 3.5dB and the return loss is greater than 10dB while the isolation is larger than 21dB. The power consumption is only 9mW and  $P_{0.1 \text{dB}}$  is about 10dBm.

#### References

[1] Seymour D J, Heston D D, Lehmann R E. Monolithic MBE GaAs

- pin diode limiter. IEEE Microw Millimeter-Wave Monolithic Circuits Symp Dig, 1987;35
- [ 2 ] Seymour D J, Heston D D, Lehmann R E, et al. X-band monolithic GaAs pin diode variable attenuation limiter. IEEE M7T-S Dig, 1990;841
- [3] Coats R, Klein J, Pritchett S D, et al. A low loss monolithic fivebit pin diode phase shifter. IEEE MTT-S Dig, 1990
- Wu Rufei, Zhang Jian, Yin Junjian, et al. A C-band monolithic GaAs pin diode SPST switch. Journal of Semiconductors, 2008, 29 (5), 43
- [5] Heston D D.Seymour D J.Zych D. 100MHz to 20GHz monolithic single-pole.two-,three-,and four-throw GaAs pin diode switches. IEEE M7T-S Dig. 1991:429
- [6] Zych D, Beall J, Seymour D, et al. A GaAs vertical pin diode production process. GaAs IC Symp Dig, 1990;241
- [7] Schindler M J, Kazior T E. A high power 2~18GHz T/R switch. IEEE Microwave Millimeter-Wave Monolithic Circuits Symp Dig, 1990:119
- [ 8 ] Schindler M J, Morris A. DC-40GHz and 20  $\sim$  40GHz MMIC SP-DT switches. IEEE Trans Microw Theory Tech, 1987, 35 (12): 1486
- [9] Lee J L, Zych D, Reese E, et al. Monolithic 2~18GHz low loss, on-chip biased pin diode switches. IEEE Trans Microw Theory Tech, 1995, 43(2):250
- [10] Wu Rufei, Zhang Haiying, Yin Junjian, et al. A novel equivalent circuit model of GaAs pin diodes. Journal of Semiconductors, 2008, 29(4):672

## 8~20GHz GaAs pin 二极管单片单刀双掷开关\*

吴茹菲 尹军舰 刘会东 张海英

(中国科学院微电子研究所,北京 100029)

摘要:基于中国科学院微电子研究所的 GaAs pin 二极管工艺,设计、制作并测试了一种单片单刀双掷开关.在 8~20GHz 频段内,开关正向导通时的插入损耗最小值为 1.5dB,输入和输出端的回波损耗大于 10dB;开关关断状态的隔离度最大值为 32dB. 开关的支路采用串联-并联的结构,其中的 GaAs pin 二极管基区厚为  $2.5\mu$ m. 在 1.3V 的偏置电压下,正向导通的串联二极管工作电流为  $7m\Delta$ 

关键词: X/Ku 波段; 单刀双掷; 开关; GaAs; pin 二极管

PACC: 3220D; 7280E EEACC: 1350H; 2520D; 2570A

中图分类号: TN304.2 文献标识码: A 文章编号: 0253-4177(2008)10-1864-04

<sup>\*</sup>国家自然科学基金(批准号:10002909)和国家重点基础研究发展规划(批准号:G2002CB311901)资助项目

<sup>†</sup>通信作者.Email:rfwu04@mails.gucas.ac.cn