# A 3GHz Low-Power and Low-Phase-Noise LC VCO with a Self-Biasing Current Source\*

Chen Pufeng<sup>†</sup>, Li Zhiqiang, Huang Shuilong, Zhang Haiying, and Ye Tianchun

(Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China)

Abstract: A fully integrated 3GHz low-power and low-phase-noise voltage-controlled oscillator (VCO) with a self-biasing current source was implemented in a standard 0.  $18\mu m$  CMOS process. A trade-off between noise and power was realized through the optimization of the improved current source. The VCO can be tuned from 2. 83 to 3. 25GHz with a 13. 8% tuning range. The measured phase noise at 1MHz offset is -111dBc/Hz at a frequency of 3. 22GHz while the core circuit draws less than 2mA from a 1. 8V supply voltage. These results make the circuit suitable for a 5GHz wireless local area network (WLAN) receiver and 3. 4 to 3. 6GHz world interoperability for microwave access (WiMAX) application.

Key words: 3GHz LC VCO; phase noise; self-biasing current source; CMOS

**EEACC:** 1230B

**CLC number:** TN752 **Document code:** A **Article ID:** 0253-4177(2008)11-2106-04

### 1 Introduction

The VCO is an essential building block in modern communication systems. Being the heart of the frequency synthesizer, the VCO plays an indispensable role in RF transceivers. For systems with high dynamic range requirements, the VCO must achieve a correspondingly high degree of spectral purity. With the rapid development of CMOS technology and large demand for wireless communication, low cost and low power consumption are the most significant considerations for circuit design. In any integrated wireless transceiver systems, the frequency synthesizer usually consumes the most power, excluding the PA. To achieve low power and low phase noise, the VCO, as the core of the synthesizer, should be properly designed<sup>[1,2]</sup>. However, it is a great challenge to design a high-performance VCO in a low-power application. Because traditional oscillators generally work in the current-limited region, there is a strong relationship between the phase noise and the current: a drop in the core current will result in the deterioration of the phase noise by  $20dB/dec^{[1,2]}$ .

So far, a number of methods to improve the phase noise have been proposed. In Ref. [3], by using a filtering technology, a tail current noise reduction lowered the phase noise, but the shortcomings of this method was to use an extra inductor and capacitor to form a passive LC filter, resulting in increased chip

area and cost. In Ref. [4], removing the bias current source improved the phase noise, but it was problematic due to increased sensitivity to power supply noise. The contribution of the current source, however, dominates other sources of phase noise, like the tank resistance and the differential pair FETs. It is feasible to greatly improve the phase noise performance by optimizing the sizes of the current source transistors, which is the focus of our work.

In this paper, we present a completely integrated 3GHz current-biased differential VCO in a  $0.18\mu m$  process. Through the optimization of an improved self-biasing current source, we achieve low power consumption, low phase noise performance, and small chip area without any off-chip components, reducing the complexity and the costs.

### 2 Circuit design

It is difficult to realize a widely tuned VCO with a trade-off between low phase noise and low power consumption. Here we adopt a proper VCO topology and apply an improved self-biasing current source to reduce phase noise and power, both of which will be introduced below.

#### 2. 1 LC VCO

The VCO core is based on conventional cross-coupled negative- $G_m$  topology, as shown in Fig. 1.

To reduce the phase noise, we designed an LC

<sup>\*</sup> Project supported by the National Natural Science Foundation of China (No. 60276021) and the State Key Development Program for Basic Research of China (No. G2002CB311901)

<sup>†</sup> Corresponding author. Email: chenpufeng@ime.ac.cn




Fig. 1 Simplified schematic of the VCO

tank with high Q, composed of a symmetric spiral inductor with center-tap and an accumulation-mode MOS (A-MOS) varactor. The selection of on-chip inductors is crucial to the design of low-phase-noise VCOs. In our design, an inductor library of widespread values and different qualities was provided by the foundry. Figure 2 shows the inductor values, qualities, and turns at the operating frequency of around 3GHz. From the chart, we choose a proper inductor for our design. In addition, we use two cross-coupled pMOS transistors M1 and M2 to generate the negative impedance required to cancel the losses of the LC tank, which reduce phase noise, for the pMOS transistors to attain a lower close-in noise than the nMOS transistors<sup>[5,6]</sup>. Finally, a structure of improved current source is also adopted to lower the phase noise, which will be described in the following section.

To reduce the power consumption, we limit the current to less than 2mA and keep the VCO working in the current-limited region. To get a large frequency tuning range, we adopt an accumulation-mode MOS (A-MOS) varactor of moderate value.

In order to drive  $50\Omega$ , we have adopted a self-biased inverter-type buffer amplifier, as shown in Fig. 1<sup>[7]</sup>. By careful design, the effect of the buffer amplifiers on the phase noise can be diminished.

#### 2.2 Self-biasing current source

The current of the LC tank is provided by the




Fig. 2 Relationship between inductance, qualities and turns at  $3 \mbox{GHz}$ 




Fig. 3 Schematic of the self-biasing current source

improved self-biasing current source shown in Fig. 3. On the right side of the chart is a startup circuit employed to avoid  $I_{\rm bias}$  being zero.  $I_{\rm bias}$  variation is lower than 1% for voltage supply variations of  $10\%^{[8]}$ . This technology is known as the  $V_{\rm T}$  reference, also called the bootstrap reference<sup>[9]</sup>. By adjusting the resistor  $R_1$  in Fig. 3, a suitable current for the VCO core module can be supplied.

The noise contribution of the current source can affect the VCO's phase noise significantly through up-conversion. The degradation in phase noise due to bias noise is shown to be a function of MOS device sizing. By exploiting this dependency, bias noise contributions to phase noise can be minimized by design rather than through filtering. The smaller the product of the current source transconductance and the tank resistance, the smaller the contribution of the current source to the oscillator noise factor F. So, we can reduce the current source device transconductance as a more viable alternative. For a current source device with a larger W/L, the overdrive is smaller and therefore, the lowest "available" phase noise is lower than that with a larger W/L. In addition, a larger current source transistor reduces the device flicker noise, which is inversely proportional to the tran $sistor^{[1,2]}$ .

By optimizing the proportion among the dimensions of M5, M2, and M1, and adding two poles with M8, M9, and M10 to filter out any noise from the reference circuit, we can achieve a great improvement in phase noise performance. This circuit itself has lower current consumption, less than  $200\mu A$ .

#### 3 Experimental results

The VCO was fabricated in a commercial 0.  $18\mu m$  CMOS process. The measurement is performed on an FR-4 PCB test fixture. An HP8591 spectrum analyzer is used to measure the spectral density of the proposed VCO. The measured spectral densities give the funda-




Fig. 4 Chip photograph of the LC tank VCO

mental frequency of 3. 22GHz and the output power is around -12dBm.

Figure 4 shows the microphotograph of the fabricated chip. All pads are ESD protected and the onchip inductors are implemented with top metal to get a higher Q. Figure 5 shows the output spectrum at 3. 22GHz, with -12dBm output power for the circuit with the operated tail current of 2mA.

From the delta-mode marker in Fig. 5, we get a phase noise of about - 111dBc/Hz at 1MHz offset from the following equation:

$$L(f_{\text{offset}}) = 10 \lg \frac{P_{\text{SSB}}}{P_{\text{S}}} = P_{\text{m}} + C_{\text{m}} - 10 \lg \frac{B_{\text{m}}}{1 \text{Hz}} - P_{\text{S}}$$

where  $L(f_{\text{offset}})$  is the phase noise at offset frequency  $f_{\text{offset}}$  from the carrier (in dBc/Hz),  $B_{\text{m}}$  is the measurement bandwidth (in Hz),  $C_{\text{m}}$  is the calibration coefficient of the testing system (about  $2 \sim 3 \text{dB}$ ),  $P_{\text{m}}$  is the noise power in measurement bandwidth (in dBm), and  $P_{\text{S}}$  is the signal power (in dBm)<sup>[10]</sup>.

Figure 6 shows the simulation results of the schematic circuits (150MHz higher than that through Assura to extract parasitic resistors and capacitors) and experimental results. The figure indicates that the test results are around 150MHz lower than the simulation results.

A widely used figure of merit (FOM) to compare VCOs is defined as




Fig. 5 Output spectrum of the VCO at 3. 22GHz




Fig. 6 Tuning characteristics of the 3. 22GHz VCO

$$FOM = \left(\frac{f_o}{\Delta f}\right)^2 \times \frac{1}{L(\Delta f)P}$$
 (2)

where  $L(\Delta f)$  is the SSB phase noise measured at  $\Delta f$  offset from  $f_{\circ}$  carrier frequency and P is the DC power consumption in mW.

Table 1 summarizes the measured performance of the designed 3GHz CMOS VCO with self-biasing current source. Table 2 shows a performance comparison with recent works using the FOM calculation expressed by Eq. (2).

#### 4 Conclusion

A monolithic low-power and low-phase-noise VCO based on a symmetric spiral inductor with center-tap and A-MOS varactors was implemented in a 0.18  $\mu m$  CMOS process with six metal layers. The optimization of the improved current source allows a trade-off between noise and power. The fabricated

Table 1 Measurement performances summary of the CMOS VCO

Frequency range	2. 83 to 3. 25GHz(13. 8% tuning range)		
Phase noise (PN)	- 111dBc/Hz @ 1MHz offset		
Supply voltage	1.8V		
Current consumption	2mA (output buffer de-embedded)		
Figure-of-merit (FOM)	- 175. 6dB		
Chip area	590×300(VCO core) + 163×175		
	(Current Ref.) $\mu$ m <sup>2</sup> (excluding pads)		
Technology	chnology 0. 18µm CMOS		

Table 2 Comparison with recently published VCOs

Reference	Tech /μm	Power diss /mW (output buffer de-embedded)	$(\Delta f/f_{ m o})$ $/({ m M/GHz})$	Phase-noise /(dBc/Hz)	FOM /(dBc/Hz)
This work	CMOS 0.18	3.6	1/3.228	- 111	- 175.6
Ref.[11]	CMOS 0.18	12.6~26.28	1/3.17	-111~-102	- 170
Ref.[12]	CMOS 0. 18	12	1/3.2	- 101	-160.3
Ref.[13]	CMOS 0.25	13.2	1/3.031	- 118	-176.4
Ref.[14]	CMOS 0.18	3.6	1/3.05	-111.4	- 173.8
Ref.[15]	CMOS 0.18	18	1/3	- 119	- 176

VCO operates between 2.83 and 3.25GHz, corresponding to a 13% tuning range, at a 1.8V supply voltage and less than 2mA supply current for the VCO's core circuit. Phase-noise measurements show a phase-noise of -111dBc/Hz at 1MHz from the 3.22GHz carrier.

Acknowledgement The authors would like to thank Chen Liqiang and Wang Xiaosong at IMECAS for insightful discussions on technical matters.

#### References

- [1] Hegazi E, Rael J, Abidi A. The designer's guide to high-purity oscillators. Kluwer Academic, 2005
- [2] Hegazi E. High purity frequency synthesizer design in CMOS. PhD Dissertation, University of California, Los Angeles, 2002
- [ 3 ] Hegazi E, Sjoland H, Abidi A A. A filtering technique to lower LC oscillator phase noise. IEEE J Solid-State Circuits, 2001, 36(12):
- [4] Levantino S, Samori C, Bonfant A, et al. Frequency dependence on bias current in 5-GHz CMOS VCOs; impact on tuning range and flicker noise upconversion. IEEE J Solid-State Circuits, 2002, 37(8):1003
- [5] van der Ziel A. Noise in solid state devices and circuits. New York; Wiley, 1986; 162

- [6] Jerng A. Sodini C G. The impact of device type and sizing on phase noise mechanisms. Custom Integrated Circuits Conference, 2003;547
- [7] Lin H T, Lee C C, Chuang H R. A 2GHz CMOS complementary VCO with differentially tuned MOS varactors for ISM band wireless communications. International Symposium on Communications, 2005
- [8] Baker R J, Li H W, Boyce D E. Circuit design, layout, and simulation. IEEE Press, 1997
- [ 9 ] Allen P E. CMOS analog circuit design. 2nd ed. Oxford University Press, 2002
- [10] Chen Liqiang. A monolithic InGaP/GaAs HBT VCO for 5GHz wireless applications. Chinese Journal of Semiconductors, 2007, 28 (6):823
- [11] Pi D. Chun B K. Heydari P. A 2. 5~3. 2GHz CMOS differentially-controlled continuously-tuned varactor-less LC-VCO. IEEE Solid-State Circuits Conference, 2007;111
- [12] Ning Yanqing, Chi Baoyong, Wang Zhihua, et al. A CMOS LC VCO with 3.2~6.1GHz tuning range. Chinese Journal of Semiconductors, 2007, 28(4):526
- [13] Zhang Haiqing, Zhang Qianling. Design of 2.5GHz low phase noise CMOS LC-VCO. Chinese Journal of Semiconductors, 2003, 24(11):1154
- [14] Eken Y A, Uyemura J P. Multiple-GHz ring and LC VCOs in 0. 18μm CMOS. IEEE Radio Frequency Integrated Circuits (RF-IC) Symposium, 2004:475
- [15] Chuang Y H, Lee S H, Lee C F, et al. A new CMOS VCO topology with capacitive degeneration and transformer feedback. International Symposium of VLSI Design, Automation and Test, 2006;1

## 3GHz 低功耗低相位噪声的带自偏置电流源的 LC 压控振荡器\*

陈普锋\* 李志强 黄水龙 张海英 叶甜春

(中国科学院微电子研究所,北京 100029)

摘要:利用  $0.18\mu m$  CMOS 工艺实现了一个全集成的工作于 3GHz 的低功耗、低相位噪声的压控振荡器,且带有自偏置电流源.通过对改进的电流源进行优化,在噪声与功耗之间达到了折中.该压控振荡器可工作于  $2.83 \pm 3.25GHz$  频段内,调谐范围达到 13.8%. 当工作于 3.22GHz 时,测得的相位噪声在 1MHz 频偏处为 -111dBc/Hz.在 1.8V 电源电压下,核心模块消耗电流小于 2mA.表明该电路适合 5GHz 的无线局域网接收机以及  $3.4 \pm 3.6GHz$  的全球微波互联接入(WiMAX)应用.

关键词: 3GHz LC 压控振荡器;相位噪声;自偏置电流源;互补-MOS 型集成电路

**EEACC**: 1230B

中图分类号: TN752 文献标识码: A 文章编号: 0253-4177(2008)11-2106-04

<sup>\*</sup> 国家自然科学基金(批准号:60276021)和国家重点基础研究发展规划(批准号:G2002CB311901)资助项目

<sup>†</sup>通信作者.Email:chenpufeng@ime.ac.cn