# Output Characteristics of n-Buried-pSOI Sandwiched RF Power LDMOS

Li Zehong<sup>†</sup>, Wu Lijuan, Zhang Bo, and Li Zhaoji

(State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology, Chengdu 610054, China)

Abstract: A novel n-buried-pSOI sandwiched structure for an RF power LDMOS is proposed. The output characteristics of the RF power LDMOS are greatly affected by the drain-substrate parasitic capacitance. The output characteristics become better as the drain-substrate parasitic capacitance decreases. Results show that the drain-substrate capacitance of the n-buried-pSOI sandwiched LDMOS is 46.6% less than that of the normal LDMOS, and 11.5% less than that of the n-buried-pSOI LDMOS, respectively. At 1dB compression point, its output power is 188% higher than that of the normal LDMOS, and 10.6% higher than that of the n-buried-pSOI LDMOS, respectively. The power-added efficiency of the proposed structure is 38.3%. The breakdown voltage of the proposed structure is 11% more than that of the normal LDMOS.

Key words: n-buried-pSOI; sandwiched; parasitic capacitance; output characteristics; RF power LDMOS

**PACC**: 9870D; 7340Q

**CLC number:** TN722. 1 **Document code:** A **Article ID:** 0253-4177(2008)11-2153-05

#### 1 Introduction

The RF power device is considered as a very important basis for wireless communication technology [1-3]. RF power LDMOS is widely used in narrowband and high-gain technology for wireless communication and is regarded as a very successful RF power device [2,4,5]. The advantages are as follows. First, its high constant transconductance in a wide current range creates a large dynamic range of linear amplification, leading to great linear gain when output power is high. Second, the cross modulation distortion level is low. Third, the performance-cost ratio is high. However, the parasitic output capacitance of LDMOS will directly affect its output characteristics, including power gain, power-added efficiency, and so on.

Scholars proposed the SOI LDMOS structure in order to alleviate the parasitic effects and increase breakdown voltage<sup>[5~9]</sup>, but the self-heat effect and parasitic pin inductances of the SOI structure badly affected its exploitation and application. Therefore, researchers put forward pSOI and n-buried-pSOI LD-MOS, which can help to reduce the output capacitance, increase breakdown voltage, and optimize output characteristics<sup>[1,2,5,12]</sup>.

To obtain much lower output capacitance, an n-buried-pSOI sandwiched structure of RF power LD-MOS is proposed in this paper. The output characteristics of the n-buried-pSOI sandwiched, n-buried-

pSOI and normal RF power LDMOS are analyzed, and they are numerically evaluated with the help of MEDICI and the RF power emulator Affirma. The breakdown voltages of the three devices are also analyzed.


### 2 Device structure


The structures of normal, n-buried-pSOI and nburied-pSOI sandwiched RF power LDMOS are illustrated in Figs. 1(a),1(b), and 1(c), respectively. The dashed lines indicate the boundaries of depletion regions. To make the analysis easier, the dotted line in Fig. 1(a) trisects the depletion region, forming an n<sup>+</sup>drain/p $^-$ -epitaxy junction.  $t_n$  and  $L_{drift}$  indicate the oxide thickness and drift area length, respectively, and  $L_{\rm b}$  indicates the lateral distance of the depletion region corresponding to  $C_b$ . In RF power LDMOS, the output capacitance consists of the drain-substrate capacitance  $C_{ds}$ , the drain-gate capacitance  $C_{gd}$ , and the metal connection capacitance between the drain and source. The metal connection capacitance can be decreased by layout design, while  $C_{\rm ds}$  and  $C_{\rm gd}$  can be reduced only through structural design and optimization.

## 3 Output characteristics

The small-signal equivalent circuit for the RF power LDMOS is shown in Fig. 2. We obtain the output power transmitted to load  $R_{\rm L}$  as<sup>[1,10]</sup>

<sup>†</sup> Corresponding author. Email:lizh@uestc. edu. cn Received 28 May 2008, revised manuscript received 20 July 2008








Fig. 1 Cross section of three structures of RF power LDMOS (a) Normal; (b) n-buried-pSOI; (c) n-buried-pSOI sandwiched

$$P_{\text{out}} = \frac{V_{\text{in}}^2 g_{\text{m}}^2 R_{\text{L}}}{2(1 + \omega^2 C_{\text{oss}}^2 R_{\text{L}}^2)}$$
 (1)

where  $V_{\rm in}$  is the input voltage,  $\omega$  the working frequency,  $g_{\rm m}$  the device transconductance, and  $C_{\rm oss}$  the output capacitance, which is given by  $C_{\rm oss} = C_{\rm gd} + C_{\rm ds}$ . Equation (1) shows that the output power  $P_{\rm out}$  decreases as  $C_{\rm oss}$  increases, especially when the frequency is high.

In Fig. 1 (a), the drain-substrate capacitance is mostly  $n^+$ -drain/ $p^-$ -epitaxy junction capacitance and is determined by the depletion region width, junction area, reverse biased voltage, and the doping concentration of  $p^-$  epitaxy.  $C_{ds}$  is given by

$$C_{ds} = \frac{(C_b + C_e)C_{jb}}{C_b + C_e + C_{jb}} + C_{js}$$
 (2)

where  $C_{js}$  is the depletion capacitance in the  $n^-$ -drift




Fig. 2 Small-signal equivalent circuit of the LDMOS device


region, and  $C_b$ ,  $C_c$ , and  $C_{jb}$  are the capacitances corresponding to the depletion regions divided by the dotted line in Fig. 1(a), respectively. The junction capacitance is equivalent to parallel planar capacitance, so it can be reduced by decreasing the junction area. However, this will increase the contact resistance and decrease the drive current. Therefore, the output capacitance cannot be reduced completely by decreasing the junction area.

In Fig. 1(b), pSOI is introduced between the  $n^+$ -drain and  $p^-$ -epitaxy.  $C_{ds}$  of the device is given by

$$C_{ds} = \frac{(C_b + C_i)C_{jb}}{C_b + C_i + C_{jb}} + C_{js}$$
 (3)

where  $C_i$  is capacitance of the buried oxide. To make the analysis easier, we assume that  $L_b$  in the epitaxial depletion region is unchanged, and the buried oxide simply replaces the depletion region there ( $C_i$  replaces  $C_e$ ).  $C_i$  is less than  $C_e$  because the relative dielectric constant of SiO<sub>2</sub> is less than that of Si. Then we obtain that the output capacitance of RF power LD-MOS is less than that of the normal LDMOS. In fact, the existence of I layer makes the direction of the electric field change, and  $L_b$  in Fig. 1(b) corresponding to  $C_b$  is reduced, so is  $C_b$ . Therefore, the presence of buried oxide causes  $C_{\rm ds}$  to decrease. The depletion area corresponding to  $C_{jb}$  increases and the drain-substrate capacitance is reduced after introducing the buried-n structure. With the help of Gauss theory, we determine that  $C_{ib}$  can be further reduced if we introduce an n-buried-pSOI sandwiched structure, which is shown in Fig. 1(c).

The optimized structure parameters of the three devices are as follows; the junction depth of drain and source is  $1\mu m$ , the doping concentration of the drain and source is  $1.6\times 10^{19}~\rm cm^{-3}$ , the junction depth, doping concentration and length of the drift region are  $0.5\mu m$ ,  $1.3\times 10^{16}~\rm cm^{-3}$ , and  $4.5\mu m$  respectively, the doping concentration is  $4.2\times 10^{16} \rm cm^{-3}$  for p channel,  $1\times 10^{18} \rm \, cm^{-3}$  for substrate,  $4.9\times 10^{14} \rm \, cm^{-3}$  for epitaxy and  $2.1\times 10^{18} \rm \, cm^{-3}$  for p $^+$  groove. The thickness of epitaxy is  $6\mu m$ . In the n-buried-pSOI structure, the thickness of I layer is  $1.5\mu m$ , and the thickness and doping concentration of buried-n layer are  $3.5\mu m$  and






Fig.3 (a)  $C_{\rm ds}$  of three structures versus  $V_{\rm ds}$ ; (b)  $C_{\rm gd}$  of three structures versus  $V_{\rm ds}$ 

 $5 \times 10^{14} \, \mathrm{cm^{-3}}$  each. In the n-buried-pSOI sandwiched structure, the thickness is  $1 \mu \mathrm{m}$  for the upper I layer,  $1 \mu \mathrm{m}$  for the upper buried-n layer,  $1 \mu \mathrm{m}$  for the lower I layer, and  $2 \mu \mathrm{m}$  for the lower buried-n layer. The doping concentration of the upper and lower buried-n layers is  $6 \times 10^{14} \, \mathrm{cm^{-3}}$ .

The relationship between  $C_{\rm gd}$  and  $V_{\rm ds}$  of the three structures obtained with the two-dimensional emulator MEDICI, when  $V_{\rm gs}=0$  V, f=1 MHz, are measured and shown in Figs. 3 (a) and 3 (b). As shown in Fig. 3 (a), when  $V_{\rm ds}=0$  V,  $C_{\rm ds}$  of the n-buried-pSOI sandwiched LDMOS is  $5.406\times10^{-17}$  F/ $\mu$ m, 81.6% lower than that of the normal LDMOS,  $2.94\times10^{-16}$  F/ $\mu$ m, and 11.9% lower than that of the n-buried-pSOI LDMOS,  $6.13\times10^{-17}$  F/ $\mu$ m. In working condition, when  $V_{\rm ds}=28$  V,  $C_{\rm ds}$  of the n-buried-pSOI sandwiched LDMOS is  $3.036\times10^{-17}$  F/ $\mu$ m, 46.6% lower than that of the normal LDMOS,  $5.687\times10^{-17}$  F/ $\mu$ m, and 12.3% lower than that of the n-buried-pSOI LDMOS,  $3.465\times10^{-17}$  F/ $\mu$ m.

In all,  $C_{\rm gd}$  of the three structures is built by a series combination of  $C_{\rm is}$  and oxide capacitance formed by the drift region and gate overlapping<sup>[11]</sup>. In this paper, the three structures are of the same dimensions, therefore their capacitances formed by drift region and gate overlapping are equal. For n-buried-pSOI and n-buried-pSOI sandwiched structures, when  $V_{\rm ds} = 28 \rm V$ , the existence of I layer and buried-n layer changes the vertical electric field distribution, but has




Fig. 4 Power gain versus input power

little impact on the lateral electric field distribution. So  $C_{\rm js}$  of the three structures are basically equal. According to Fig. 3(b),  $C_{\rm gd}$  of the three structures is 1.33  $\times 10^{-16}$  F/ $\mu$ m for  $V_{\rm ds} = 0$ V, and 1.94  $\times 10^{-17}$  F/ $\mu$ m for  $V_{\rm ds} = 28$ V.

Analyzing the output characteristics of LDMOS by means of an RF power emulator Affirma, we obtain that the dependence of the power gain and the power-added efficiency on the input power are as plotted in Fig. 4 and Fig. 5. For all the three structures, the threshold voltage is  $V_{\rm th}$  = 3.75V, channel length is  $0.8\mu m$ , and gate width is  $1474\mu m$ . At 1dB compression point, the output power of the n-buriedpSOI sandwiched LDMOS is 18.86W. It is 188% higher than that of the normal LDMOS, 6.54W, and 10.6% higher than that of the n-buried-pSOI LD-MOS, 16.86W. The output power gain of the n-buriedpSOI sandwiched LDMOS is 20.55dB. It is 30.6% higher than that of the normal LDMOS, 15. 73dB, and 4% higher than that of the n-buried-pSOI LDMOS, 19. 78dB. The power-added efficiency of the n-buriedpSOI sandwiched LDMOS is 38.3%, while that of the normal and n-buried-pSOI LDMOS is 32.1% and 37.3% each.

The relations between the breakdown voltage and drift area length of LDMOS are shown in Fig. 6.




Fig. 5 Power-added efficiency versus input power




Fig. 6 Breakdown voltage versus length of the drift region of three structures

This figure shows that the breakdown voltages of the n-buried-pSOI sandwiched structure and the n-buried-pSOI LDMOS are almost the same. When  $L_{\rm drift}$  = 5.0  $\mu$ m, the breakdown voltage is 110.5 V for the n-buried-pSOI sandwiched LDMOS, and 110 V for the n-buried-pSOI LDMOS. Both are about 11% higher than that of the conventional LDMOS, 99.1 V. The reason is that the buried oxide I layer enhances the breakdown voltages of the device, especially when the drift length is larger.

All the LDMOS devices shown above are n channel. The structures can also be used in p channel LD-MOS and the output characteristics of these structures show obvious improvements compared to the normal LDMOS and pSOI LDMOS. The buried layer of the pchannel LDMOS is p-type.

The two buried n-layers pSOI sandwiched structure of LDMOS will be realized using the SOI method[13], shown in Fig. 7. The process of the technology is: first, grow a p epitaxy on the p substrate, infuse n-type impurity and anneal to form the n-type buried layer; Then etch grooves and fill the insulators in, and polish to get a lower I layer. After that, grow a p layer by hetero-epitaxy technology, and by the infusion of n-type impurity and annealing to form the upper n-type buried layer; Then etch grooves and fill the insulators in, polish again to form the upper I layer. Finally, grow a p layer by the hetero-epitaxy technology. Then the structure and device are completed. The multilayer of the n-buried-pSOI is obtained by replaying the n-buried, trench, and p epitaxy. Because the output characteristics are promoted weakly when there are more than 3 layers and the exposal level is inaccurate, the n-buried-pSOI sandwiched RF LDMOS is built with two buried n-layers.

# 4 Conclusion

The paper puts forward a novel n-buried-pSOI




Fig. 7 Method of the buried-n-pSOI sandwiched structure

sandwiched structure of RF power LDMOS. The analvsis indicates that the output characteristics of this device are improved greatly over the conventional LD-MOS and the n-buried-pSOI RF power LDMOS previously proposed by the authors. When  $V_{\rm ds} = 0 \, \text{V}$ ,  $C_{\rm ds}$  of the n-buried-pSOI sandwiched structure is 81.6% and 11.9% lower than that of the conventional LDMOS and the n-buried-pSOI RF power LDMOS, respectively. In working condition, its drain-substrate junction capacitance is 46.6% and 11.5% lower than that of the conventional LDMOS and the n-buried-pSOI RF power LDMOS, respectively. Its output power at the 1dB compression point is 188% and 10.6% higher than that of the conventional LDMOS and the nburied-pSOI RF power LDMOS. The power-added efficiency increases from 37.3% for the n-buried-pSOI LDMOS to 38.3% for this structure. At the same time, the breakdown voltage of this device is enhanced around 11% compared to that of the normal LDMOS. We also gave the fabrication method of the structure.

#### References

- [1] Ren C, Cai J, Liang Y C, et al. The partial silicon-on-insulator technology for RF power LDMOSFET device and on-chip microinductors. IEEE Trans Electron Devices, 2002, 49(12):2271
- [2] Ren C, Liang Y C, Xu S. New RF LDMOS structure with improved power added efficiency for 2GHz power amplifiers. Proceedings of Tencon, 2000, 3:29
- [3] Wood A, Dragon C, Burger W. High performance silicon LDMOS technology for 2GHz RF power amplifier applications. International Electron Devices Meeting, 1996;87
- [4] Chen X B. Power MOSFET and high voltage integrated circuit.
  Nanjing: Press of Southeast University, 1989 (in Chinese) [陈星 两. 功率 MOSFET 与高压集成电路. 南京: 东南大学出版社, 1989]
- [5] Wang Xiaosong, Li Zehong, Wang Yiming, et al. Output characteristics of a buried n layer RF power PSOI LDMOS. Chinese Journal of Semiconductors, 2006, 27(7); 1269 (in Chinese) [王小松,李泽宏,王一鸣,等.n 埋层 PSOI 结构射频功率 LDMOS 的输

出特性. 半导体学报,2006,27(7):1269]

- [6] Fiorenza J G, del Alamo J A, Antoniadis D A. A RF power LD-MOS device on SOI. Proceedings of IEEE International SOI Conference, 1999;96
- [7] Luo Luyang, Fang Jian, Luo Ping, et al. Breakdown characteristics of novel SOI-LDMOS with reducing field electrode and U-type drift region. Chinese Journal of Semiconductors, 2003, 24(2); 194 (in Chinese) [罗卢杨,方健,罗萍,等. 具有降场电极 U 形漂移区 SOI-LDMOS 的耐压特性. 半导体学报, 2003, 24(2): 194]
- [8] Duan Baoxing, Zhang Bo, Li Zhaoji. Breakdown voltage analysis for a step buried oxide SOI structure. Chinese Journal of Semi-conductors, 2005, 26(7): 1396 (in Chinese) [段宝兴,张波,李肇基. 阶梯埋氧型 SOI 结构的耐压分析. 半导体学报, 2005, 26(7): 1396]
- [9] Luo Xiaorong, Li Zhaoji, Zhang Bo, et al. A novel structure and its breakdown mechanism of a SOI high voltage device with a shielding trench. Chinese Journal of Semiconductors, 2005, 26

- (11):2154 (in Chinese) [罗小蓉,李肇基,张波,等.屏蔽槽 SOI 高压器件新结构和耐压机理.半导体学报,2005,26(11):2154]
- [10] Malay T, Pankaj K, Krishna S. Performance modeling of RF power MOSFET's. IEEE Trans Electron Devices, 1999, 46(8), 1794
- [11] Xu S, Foo P, Wen J, et al. RF LDMOS with extreme low parasitic feedback capacitance and high hot-carrier immunity. IEDM Technical Digest of International Electron Device Meeting, 1999: 201
- [12] Li Zehong, Wang Xiaosong, Zhang Bo, et al. RF DMOS power device. Chinese Patent, Invention Patent, Patent Number: ZL200610020175.4 (in Chinese) [李泽宏,王小松,张波,等. 射频 DMOS 功率器件.中国专利,发明专利,专利号:ZL200610020175.4]
- [13] Tan Kaizhou, Liu Yong, Xu Shiliu, et al. Structure and method of a partial SOI silicon material. Chinese Patent, Invention Patent, Patent Number: ZL200510021123.4 (in Chinese) [谭开洲,刘勇,徐世六,等.一种部分绝缘层上硅材料结构及制备方法.中国专利,发明专利,专利号: ZL200510021123.4]

# 具有 n 埋层 pSOI 三明治结构的射频功率 LDMOS 的输出特性

李泽宏" 吴丽娟 张 波 李肇基

(电子科技大学电子薄膜与集成器件国家重点实验室,成都 610054)

摘要:提出了具有 n 埋层 pSOI 三明治结构的射频功率 LDMOS 器件.漏至衬底寄生电容是影响射频功率 LDMOS 器件输出特性的重要因素之一,寄生电容越小,输出特性越好.分析表明 n 埋层 pSOI 三明治结构的射频功率 LDMOS 漏至衬底的结电容比常规射频功率 LDMOS 和 n 埋层 pSOI 射频功率 LDMOS 分别降低 46.6%和 11.5%.该结构器件 1dB 压缩点处的输出功率比常规 LDMOS 和 n 埋层 pSOI LDMOS 分别提高 188%和 10.6%,附加功率效率从 n 埋层 pSOI LDMOS 的 37.3%增加到 38.3%.同时该结构器件的耐压比常规 LDMOS 提高了约 11%.

关键词: n 埋层 pSOI; 三明治; 寄生电容; 输出特性; 射频功率 LDMOS

**PACC:** 9870D; 7340Q

中图分类号: TN722.1 文献标识码: A 文章编号: 0253-4177(2008)11-2153-05