# Understanding the failure mechanisms of microwave bipolar transistors caused by electrostatic discharge\*

Liu Jin(刘进)<sup>†</sup>, Chen Yongguang(陈永光), Tan Zhiliang(谭志良), Yang Jie(杨洁), Zhang Xijun(张希军), and Wang Zhenxing(王振兴)

Institute of Electrostatic and Electromagnetic Protection, Ordnance Engineering College, Shijiazhuang 050003, China

**Abstract:** Electrostatic discharge (ESD) phenomena involve both electrical and thermal effects, and a direct electrostatic discharge to an electronic device is one of the most severe threats to component reliability. Therefore, the electrical and thermal stability of multifinger microwave bipolar transistors (BJTs) under ESD conditions has been investigated theoretically and experimentally. 100 samples have been tested for multiple pulses until a failure occurred. Meanwhile, the distributions of electric field, current density and lattice temperature have also been analyzed by use of the two-dimensional device simulation tool Medici. There is a good agreement between the simulated results and failure analysis. In the case of a thermal couple, the avalanche current distribution in the fingers is in general spatially unstable and results in the formation of current crowding effects and crystal defects. The experimental results indicate that a collector-base junction is more sensitive to ESD than an emitter-base junction based on the special device structure. When the ESD level increased to 1.3 kV, the collector-base junction has been burnt out first. The analysis has also demonstrated that ESD failures occur generally by upsetting the breakdown voltage of the dielectric or overheating of the aluminum-silicon eutectic. In addition, fatigue phenomena are observed during ESD testing, with devices that still function after repeated low-intensity ESDs but whose performances have been severely degraded.

Key words: microwave BJT; ESD; failure mechanism; accumulation effect DOI: 10.1088/1674-4926/32/10/104003 PACC: 7220P EEACC: 0710N; 2560J

# 1. Introduction

In recent years, the majority of radio frequency (RF) applications are based on microwave BJTs and the failure of such devices may result in the destruction of the whole system<sup>[1]</sup>. Much work has been devoted to understanding the transient response of a bipolar transistor under an intense electromagnetic pulse  $(EMP)^{[2,3]}$ . Xi and Chai<sup>[4-6]</sup> have investigated the damage effects of a bipolar transistor by injecting a squarewave pulse into the devices. However, in practice, the complex electrical-over-stress (EOS) induced failure of the devices can not be described as a simple square-wave EMP<sup>[4]</sup>, and, in many cases, failures classified as being due to EOS could actually be due to electrostatic discharge (ESD)<sup>[7]</sup>. Meanwhile, the potentially destructive effect of ESD on component reliability has become more apparent as semiconductor devices become smaller and more complex. The ESDs result in large electric fields and high current densities in small devices, which can lead to the breakdown of insulators and thermal damage<sup>[8]</sup>. In silicon bipolar transistors, ESD also accelerates the degradation of the current gain factor, which follows a pattern similar to that caused by thermal stress or ionizing irradiation, and the autoregressive integrated moving average model is used to predict such degradation<sup>[9]</sup>. Gendron<sup>[10]</sup> proposed a 1-D analytical description of the injection ratio of a self-biased bipolar transistor under ESD conditions. These efforts have revolved around transistor-based ESD protection, and not involved the multifinger structure. In China, Yang *et al.*<sup>[11]</sup> have studied the electromagnetic pulse sensitive ports of microwave BJTs, and experimental results show that these kinds of devices are particularly susceptible to ESD, and are generally damaged by about 1-2 kV with the HBM test. The author has also explored the undamaged test method to check ESD latent damage in BJTs<sup>[12]</sup>. However, no related literature has reported the inner characters such as current, temperature and electric field distribution under the ESD effect.

Typically, failure by the Joule effect occurs where a junction or a metallized trace deteriorates and blows up like a fuse: When the current density exceeds 2 kA/mm<sup>2</sup>, aluminum particles start to migrate<sup>[8]</sup>, reducing the available section in the conductor, which ultimately may melt above 10 kA/mm<sup>2</sup> for a typical 2 kV human ESD duration<sup>[13]</sup>. As a result, there may be an accumulation effect under low-intensity ESDs.

The BJT studied in this paper is the commercial multifinger microwave low-noise NPN silicon epitaxial transistor 2SC3356, whose critical frequency is 7 GHz. It is used widely in the bipolar receiver networks, broadband power amplifiers, and so on. The ESD damage effect has been investigated and the distributions of current, temperature and electric field are also analyzed with the 2-D device simulator Medici. By recording and comparing the damaged voltages of the injected ESD pulses, it has been found that a collector–base (CB) junction

<sup>\*</sup> Project supported by the National Natural Science Foundation of China (No. 60871066), the National Key Laboratory for Electromagnetic Environment and Protection Technology Fund, China (No. 9140C87020410JB3403).

<sup>†</sup> Corresponding author. Email: 378314217@163.com Received 20 April 2011, revised manuscript received 11 July 2011

Table 1. Sensitive ports of 2SC3356 while HBM ESD are injected.

Para-	Min. de	gradation voltage (kV)	Min. failure voltage (kV)		
meter	CB	EB	CB	EB	
Value	1.30	> 6.00	1.50	> 6.00	

Table 2. Parameter shift of 2SC3356 after ESD injections.

ESD	$h_{\rm EE}$	VCEO	Vcpo	ICEO	Icpo	IEDO
voltage	WLF.	(V)	(V)	(8 V)	(20 V)	(1.5 V)
(kV)				(pA)	(pA)	(nA)
Original	101	15	35	0.1	0.2	47
value						
1	100	15	35	0.1	0.2	50
1.1	101	15	35	0.2	0.2	48
1.2	101	15	35	0.1	0.2	48
1.3	65	13	27	$0.36 \times 10^{6}$	$0.73  imes 10^6$	47

is more sensitive to ESD than an emitter–base (EB) junction based on the special device structure, although both the Military Standard MIL-STD-750D and national military standard GJB128A-97 define that only the reverse-biased EB junction needs to undergo electrostatic discharge sensitivity testing, and it is generally thought that the most sensitive ports of BJTs should be the EB. It has also demonstrated that the latent failures have degraded the performance of BJTs, devices that still function after repeated low-intensity ESDs but whose performances may be severely deteriorated.

### 2. Experiment

The ESD robustness of the device is tested using the human body model (HBM) ESD waveform, according to the national military standard GJB 548B-2005<sup>[14]</sup> and MIL-STD-883C method  $3.15.7^{[15]}$ . The ESD pulses are generated by an ESD simulator ESS-606A, the output range of which is 100–6000 V. All of the 2SC3356 transistors have the same batch number.

During ESD stress, only two of the three terminals are electrically biased, one of the three bipolar terminals is stressed, while the second terminal is at a reference ground potential with the third one floating and the ESD pulse voltage is increased from 1 kV by 100 V steps until a significant degradation ( $\ge$  30%) or failure is observed after the ESD stress. In this way, 100 samples are stressed to find the sensitive ports. The results are shown in Table 1.

Table 1 shows that the CB junction is more sensitive to ESD than the EB junction and this is coincident with previous research by our team. When the critical frequency  $f_T > 600$  MHz, the most sensitive junction is CB, not EB<sup>[11]</sup>. Therefore, the emphasis of the following experiment is focused on the CB junction of 2SC3356, and the results of a 5# sample are shown in Table 2. During ESD stress of collector-to-base, the emitter is floating, this can occur when a bipolar transistor is used as an ESD diode element. Another case is the pin-to-pin RF input-to-RF output stress of a bipolar receiver network, in this case, the emitter may be in a floating state<sup>[16, 17]</sup>.

In Fig. 1, scanning electron microscope failure analysis (SEM FA) shows that the ESD failure occurs between the emitter and base (point A) in a comb-like structure. After removing



Fig. 1. SEM image of a molten region between the emitter and base.



Fig. 2. SEM image of the ESD failure of the BJT after removing the passivation and metal layers.



Fig. 3. Structural sketch map of a multifinger BJT.

the passivation and metal layers, another three failure points (B, C, D) are found in the active region, as shown in Fig. 2, however there is no damage observed at point A in this region.

# 3. Result analysis

### 3.1. Multifinger structure

The structure of a typical multifinger microwave BJT is given in Fig. 3 and the two-dimensional doping profile is illustrated in Fig. 4. Obviously, considering the simplification, it is an epitaxial  $n^+$ –p–n– $n^+$  bipolar silicon transistor with only two emitters, whereas the model has enough accuracy to describe a multiple-finger structure<sup>[18]</sup>. There E, B and C denote the emitter, base and collector, respectively. P represents the p-type silicon base regions, N represents the n-type epitaxial layer and N<sup>+</sup> denotes the heavily doped n-type substrate or



Fig. 4. Doping profile of BJT.

emitters. In order to increase the critical frequency, both the base width and the collector junction depletion region are very small.

#### 3.2. Simulation analysis and discussion

Transient responses of the BJT are performed with the Medici two-dimensional device simulation tool to understand the behavior of the device under HBM ESD conditions. The ambient temperature is 300 K in the simulation.

In the simulation, only the base-collector is electrically biased, the collector is stressed by 1 kV HBM ESD, while the base is at a reference ground potential with the emitter floating. Figure 5 depicts the electric field distribution of the device before and after the avalanche breakdown of the CB junction, the transient electric field of CB junction is as high as 50 MV/m. While some local spots even have a much higher magnitude in the actual structure due to the technical limitation. Then dielectric overvoltage can occur in the junction depletion region adjacent to the electrode. See, for example, point A in Fig. 1 or point B in Fig. 2.

The electro-thermal simulation followed by SEM failure analysis is also developed to investigate the degradation behavior and to help understand the location and the root cause of the ESD failure.

The transistors, when used for power applications, often have multiple fingers to spread out the current and the dissipated heat. Considering a symmetric structure, the current will flow through the fingers equally at the beginning<sup>[16, 19]</sup> (Fig. 6).

During an ESD event, the temperature transition varies from the ambient temperature to melting temperatures, so the thermal conductivity is not a actually constant<sup>[18]</sup>. Considering that *K* is dependent on position *x* and temperature *T* during the ESD, *K* can be expressed as

$$\frac{\partial K}{\partial T} = K \frac{\mathrm{d}(\ln K)}{\mathrm{d}T} \frac{\partial T}{\partial x}.$$
 (1)

Then, the partial differential equation of heat conduction



Fig. 5. Distributions of electric field under ESD stress at different times. (a) Before avalanche breakdown at 5 ns. (b) After avalanche breakdown at 15 ns.



Fig. 6. Distributions of the current density at 5 ns.

with variable conductivity can be put in the form of Eq. (2).

$$K\frac{\partial^2 T}{\partial x^2} + K\frac{\mathrm{d}(\ln K)}{\mathrm{d}T} \left(\frac{\partial T}{\partial x}\right)^2 - \rho c_{\mathrm{p}}\frac{\partial T}{\partial t} = 0, \qquad (2)$$

where  $c_p$  denotes the heat capacity, K is the thermal conductivity and  $\rho$  is the mass density.

As a result, the increase of temperature may result in un-



Fig. 7. Nonuniform distributions of temperature at 20 ns.



Fig. 8. Nonuniform distributions of the current density at 20 ns.

even heat distribution.

Furthermore, the fingers are actually thermally coupled, which results in a nonuniform temperature distribution, as shown in Fig. 7. Then, because of the heat generated and the uneven heat distribution, the transistors can become unstable at high powers, which seriously limits the power handling capability of the transistors<sup>[20]</sup>. When this happens, thermal runaway can be observed. The simulation results demonstrate that the peak lattice temperature is at the base edge (Fig. 7), where the current density is also high, as shown in Fig. 8.

To examine the thermal behavior of those fingers, we also use the two-finger configuration for analysis, so the coupled equations can be easily solved and can illustrate the nonuniform temperature distribution for multiple fingers<sup>[18]</sup>. The temperature of two-finger power consumption dependency can be given as

$$\begin{bmatrix} T_1 - T_A \\ T_2 - T_A \end{bmatrix} = \begin{bmatrix} R_{\text{th}1} + R_{\text{c}2} & R_{\text{c}1} \\ R_{\text{c}2} & R_{\text{th}2} + R_{\text{c}1} \end{bmatrix} \begin{bmatrix} I_1 V_{\text{C}} \\ I_2 V_{\text{C}} \end{bmatrix}.$$
 (3)

Here,  $R_{\text{th1}}$  and  $R_{\text{th2}}$  are the thermal resistances of the fingers,  $I_1$ ,  $I_2$  are the current flowing through the fingers,  $T_1$  and  $T_2$  are the temperature of fingers,  $R_{c1}$  and  $R_{c2}$  are the coupling thermal resistances between these fingers, respectively,  $T_A$  is the ambient temperature and  $V_C$  is the collector voltage.

A transistor can keep stable when  $I_1 = I_2$ , but that is almost impossible in practical situations. This is because the nonuniform temperature distribution and any small deviation Liu Jin et al.

from the ideal will cause the device to fall into instability.

#### 3.3. Latent failure

The thermal runaway at this region can induce the increase of reverse leakage current of both CB junction and CE junction Because the base width and collector junction depletion region of 2SC3356 are very small.

When the ESD voltage is low, the peak temperature of the contact only reaches the aluminum-silicon eutectic temperature (about 700 K)<sup>[8]</sup>, this can result in aluminum particles starting to migrate and forming a spike through the diffusion without electrical parameters changing, so latent failure will occur.

In the following, the failure analysis of a 5# sample is done using the exclusive method.

Table 2 shows that a significant increase of leakage current  $I_{\text{CBO}}$ ,  $I_{\text{CEO}}$  is observed with no change in leakage current  $I_{\text{EBO}}$  after the ESD stress. Comparing the four observed points, only the points C and D can result in the consequence. During the experiment, four ESD pulses are injected into the 5# sample and four damage points are observed, but no electrical parameter shifts are seen until the forth ESD stress. Considering the low-voltage of ESD pulses, it is reasonable to suppose that an ESD pulse only generates one damage point. As a result, it is clear that latent failure caused by the accumulation effect can exist on a BJT without electrical parameters changes being visible by conventional metrology.

## 4. Conclusions

In this paper, failure mechanisms of microwave bipolar transistors caused by HBM ESD have been investigated. The experimental results indicate that a CB junction is more sensitive to ESD than an EB junction based on the special device structure. Comparing with the SEM failure analysis, 2-D device simulations well reproduce the distributions of electric field, current density and lattice temperature during ESD pulses. When the ESD level is increased to 1.3 kV, the CB junction is burnt out. In addition, the voltage threshold is less than previously thought  $(1.5-2 \text{ kV})^{[13]}$ , therefore no warning exists for possible damage. SEM analysis also demonstrated that ESD failures occur by upsetting the breakdown voltage of the dielectric or local overheating of the aluminum silicon eutectic. Furthermore, fatigue phenomena are observed during ESD testing; devices that still function after repeated lowintensity ESDs but whose performances have been severely degraded. The failure mechanisms of a multifinger bipolar transistor under ESD are very complicated in nature. We use a 2-D simulation tool to analyze the 3-D device in this paper. So, making a model that is closer to the actual situation still needs further studies.

#### References

- Vashchenko V A, Shibkov A. ESD design for analog circuits. New York: Springer Science & Business Media, 2010
- [2] Zhou H A, Du Z W, Gong K. Transient response of bipolar junction transistor under intense electromagnetic pulse. High Power

Laser and Particle Beams, 2005, 17(12): 1861

- [3] Chen X, Du Z W, Gong K. Effects of high power electromagnetic pulse injected from base on bipolar junction transistor. High Power Laser and Particle Beams, 2007, 19(3): 449
- [4] Xi Xiaowen, Chai Changchun, Ren Xingrong, et al. EMP injection damage effects of a bipolar transistor and its relationship between the injecting voltage and energy. Journal of Semiconductors, 2010, 31(4): 32
- [5] Chai Changchun, Xi Xiaowen, Ren Xingrong, et al. The damage effect and mechanism of the bipolar transistor induced by the intense electromagnetic pulse. Acta Physica Sinica, 2010, 59(11): 8118
- [6] Chai Changchun, Yang Yintang, Zhang Bing, et al. Mechanism of energy-injection damage of silicon bipolar low-noise amplifiers. Journal of Semiconductors, 2008, 29(12): 2403
- [7] Merrill R, Issaq E. ESD design methodology. Proc 15th EOS/ESD Symposium, 1993: 233
- [8] Amerasekera A, Duvvury C. ESD in silicon integrated circuits. 2nd ed. Chichester: John Wiley & Sons, Ltd., 2002
- [9] Gorlov M I, Strogonov A V, Smirnov Y D. Transistor degradation prediction by time-series analysis. Russian Microelectronics, 2006, 35(5): 337
- [10] Gendron A, Renaud P, Bafleur M N, et al. Analytical description of the injection ratio of self-biased bipolar transistors under the very high injection conditions of ESD events. Solid-State Electron, 2008, 52(5): 663

- [11] Yang J, Wang C H, Liu S H. Electromagnetic pulse sensitive ports of micro-wave low-noise transistors. High Power Laser and Particle Beams, 2007, 19(1): 99
- [12] Yang Jie, Yin Zhongwei, Zhang Xijun, et al. Undamaged test method of ESD latent damage in high-frequency low-power silicon BJT. High Voltage Engineering, 2011, 37 (1): 164.
- [13] Mardiguian M. Electrostatic discharge-understand, simulate, and fix ESD problems. 3rd ed. Hoboken: A John Wiley & Sons, Inc, Publication, 2009
- [14] GJB 548B-2005. Test methods and procedures for microelectronic device, 2005
- [15] MTL-STD 883C method 3.15.7. Military standard test methods and process for microelectronics. Department of Defense, Washington, DC, USA, 1989
- [16] Voldman S H. ESD physics and devices. Chichester: John Wiley & Sons Ltd, 2004
- [17] Sze S M, Ng K K. Physics of semiconductor devices. 3rd ed. Xi'an: Xi'an Jiaotong University Press, 2008
- [18] Voldman S H. ESD-RF technology and circuits. Chichester: John Wiley & Sons Ltd, 2006
- [19] Wunsch D C, Bell R R. Determination of threshold failure levels of semiconductor diodes and transistors due to pulse voltage. IEEE Trans Nucl Sci, 1968, 15(6): 244
- [20] Liao C, Lee C. Optimum design for a thermally stable multifinger power transistor with temperature-dependent thermal conductivity. IEEE Trans Electron Devices, 2002, 49(5): 909