

A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers^{*}

Han Shuguang^{1,†}, Chi Baoyong², and Wang Zhihua²

(1 Department of Electronic Engineering, Tsinghua University, Beijing 100084, China)

(2 Institute of Microelectronics, Tsinghua University, Beijing 100084, China)

Abstract: Based on a physical understanding of nonlinearity and mismatch, a novel offset-cancellation technique for low voltage CMOS differential amplifiers is proposed. The technique transfers the offset voltage from the output to other parts of the differential amplifier and can greatly reduce the input-referred offset voltage without extra power consumption. A 1.8V CMOS differential amplifier is implemented in 0.18 μ m CMOS process using the proposed technique. The simulation results show that the technique could reduce the input-referred offset voltage of the amplifier by 40% with a 20% load transistor mismatch and a 10% input differential transistor mismatch. Moreover, the proposed technique consumes the least power and achieves the highest integration among various offset-cancellation techniques.

Key words: CMOS; input-referred offset voltage; offset voltage calibration; low offset voltage

EEACC: 1205; 1220; 1285

CLC number: TN432

Document code: A

Article ID: 0253-4177(2006)05-0778-05

1 Introduction

The differential amplifier is a crucial building block in analog circuits. The sensitivity (the minimum dc and ac differential voltages that can be detected) is an important specification target for differential amplifier design. Component mismatching and their drifts (versus temperature, power supply, and so on) induce the extra output differential voltage, which is indistinguishable from the signal being processed. The extra output differential voltage limits the minimum detectable differential voltage level. Also, such mismatching could convert the common-mode input signal to the differential output, which is treated as the desired signal by the subsequent stages. This may drive the latter cascade stages into nonlinear operation. In analog systems, these errors pose the basic limitation on the sensitivity with which signals can be detected.

For the differential amplifier, the effect of the device mismatching on the performance is represented by input referred offset voltage, which is defined as the input voltage that forces the output

voltage to be zero. In many CMOS analog systems, this voltage can vary between 1 ~ 40mV.

The offset cancellation is a great design challenge for many high performance analog systems. Many systematic offset cancellation techniques have been proposed^[1-5]. They can be divided into three kinds, including correlated double sampling, chopper stabilizer, and auto-zeroing. All these methods require complex circuits and extra power consumption to achieve offset cancellation. They could not be used in a low power and highly integrated analog system. Thus there is a great demand for a novel offset-cancellation technique with low power and simple circuitry.

In this paper, a new technique is introduced to cancel the offset voltage of the differential amplifier. This technique is different from conventional techniques that cancel offset voltage with a complex extra circuit. Instead, it transfers part of the offset voltage from the output to other parts of the differential amplifier. One stack stage and a pair of feedback transistors are added to the differential amplifier, and the offset voltage produced by the mismatched active load and the mismatched differ-

^{*} Project supported by the National Natural Science Foundation of China (Nos. 60475018, 60372021) and the National High Technology Research and Development Program of China (No. G2000036508)

[†] Corresponding author. Email: hansg02@mails.tsinghua.edu.cn

Received 03 January 2006, revised manuscript received 14 February 2006




Fig. 2 Output offset voltage

3. M_{osp} & M_{osn} , M_{os} , and R_{osp} & R_{osn} compose the offset voltage transformation circuits. The value of W/L of the cascode transistors M_{osp} & M_{osn} is very large, which allow them to operate as linear resistors. When V_{OP} is smaller than V_{ON} , as shown in Fig. 2(a), V_{COP} is less than V_{CON} . This leads to a larger current through resistor R_{osp} , and then a smaller current through M_{osp} & M_3 . Therefore, V_{OP} has to increase and V_{ON} has to decrease with the same V_{ref} .




Fig. 3 Conceptual schematic of low offset differential amplifier

Through the above voltage transformation, part of the offset voltage will transfer to V_{COP} & V_{CON} . In the proposed differential amplifier, since M_{osp} & M_{osn} work in the triode region with the large degeneration resistor, the offset contribution caused by the offset voltage $V_{OS,F}$ is very small.

3 Simulation results and analysis

In Fig. 3, the resistances R_{osp} & R_{osn} must be variable in order to reduce the offset voltage transformation time. In the ideal case, the resistances R_{osp} & R_{osn} become smaller with a larger offset voltage and become higher with a smaller offset voltage. In order to achieve the above variable re-

sistors, a pair of pMOS transistors M_{swp} & M_{swn} replaces the resistor pair R_{osp} & R_{osn} , as shown in Fig. 4.




Fig. 4 Low offset differential circuit

In order to verify the offset voltage transformation technique, a detailed simulation was performed with the circuit as shown in Fig. 4. As in the above analysis, neglecting the threshold mismatch V_{th} , we determine that the offset voltage is mainly caused by the device mismatch $\frac{(W/L)}{W/L}$.

As mentioned above, the offset contribution caused by the mismatch of M_{osp} & M_{osn} can be neglected. Therefore, the mismatching of M_1 & M_2 and M_3 & M_4 contributes to the majority of the offset voltage. To gain more insight into the effects of the offset voltage transformation circuit, the worst-case simulation should be performed when:

$$\begin{aligned} & (W/L)_{M1} > (W/L)_{M2} \ \& \ (W/L)_{M4} > (W/L)_{M3} \\ & \text{OR} \\ & (W/L)_{M1} < (W/L)_{M2} \ \& \ (W/L)_{M4} < (W/L)_{M3} \end{aligned} \tag{3}$$

Assuming $(W/L)_{M1} > (W/L)_{M2}$ & $(W/L)_{M4} > (W/L)_{M3}$, the mismatching of M_3 & M_4 can be defined as $\frac{(W/L)_{M4} - (W/L)_{M3}}{(W/L)_{M4}}$, and the mis-

matching of M1 & M2 can be defined as $\frac{(W/L)_{M1} - (W/L)_{M2}}{(W/L)_{M1}}$. Figure 5 shows the simulation results of offset voltage in the worst case. In Fig. 5, the x -axis denotes the mismatching degree of M3 & M4, and Figures 5(a), (b), and (c) show the input offset voltage with the different mismatch-

ing degrees of M1 & M2, respectively. As can be seen in Fig. 5, with offset voltage transformation, the input offset voltage decreases greatly. An overview of the simulated circuit performance with and without offset voltage transformation is summarized in Table 1.




Fig. 5 Simulated input-referred offset voltage with and without offset voltage transformation (a) 10% mismatch of M1 & M2; (b) 20% mismatch of M1 & M2; (c) 30% mismatch of M1 & M2

Table 1 Simulated circuit performance

Parameter	W/O offset voltage transformation	W/I offset voltage transformation
Power supply	1.8V	1.8V
Input offset *	21mV	12.3mV
Gain	26.4dB	18.3dB
3dB band width	10.7MHz	25.5MHz
Power consumption	105μA @1.8V	105μA @1.8V
Technology	0.18μm CMOS	0.18μm CMOS

* 20% mismatch of M1 & M2 and 10% mismatch of M3 & M4

4 Conclusion

In this paper, we have proposed a new input offset voltage transformation technique and performed detailed analysis and simulation. The technique is used to decrease the offset voltage of the differential amplifier. The simulation shows that the input offset voltage could be reduced by 40% with a 20% load transistor mismatching and a 10% input differential pair mismatching with no extra power consumption.

References

- [1] Phan A T, Kim C W, Jung M S, et al. A novel 1.5V DC offset cancellation CMOS down conversion mixer. IEEE International Symposium on Circuits and Systems, 2005, 4: 3704
- [2] Holenstein C, Stonick J T. Adaptive dual-loop algorithm for cancellation of time-varying offsets in direct conversion mixers. IEEE Radio and Wireless Conference, 2000: 215
- [3] Yoshida H, Tsurumi H, Suzuki Y. DC offset canceller in a direct conversion receiver for QPSK signal reception. The Ninth IEEE International Symposium on Personal, Indoor and Mobile Radio Communication, 1998, 3: 1314
- [4] Enz C C, Temes G C. Circuit techniques for reducing the effects of op-amp imperfection: auto-zeroing, correlated double sampling and chopper stabilization. Proceeding of the IEEE, 1996, 84(11): 1584
- [5] Li Zhigang, Shi Yin. A CMOS folding ADC with dynamic element matching. Chinese Journal of Semiconductors, 2004, 25(2): 206 (in Chinese) [李志刚, 石寅. 一种 CMOS 折叠结构 ADC 中的失调抵消技术. 半导体学报, 2004, 25(2): 206]
- [6] Razavi B. Design of analog CMOS integrated circuits. Boston: McGraw-Hill Higher Education, 2001: 463
- [7] Gary P R, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. New York: John Wiley & Sons, Inc, 1998: 231

一种应用于低压 CMOS 差分放大器的失调取消技术*

韩书光^{1,†} 池保勇² 王志华²

(1 清华大学电子工程系, 北京 100084)

(2 清华大学微电子研究所, 北京 100084)

摘要: 基于对 CMOS 差分放大器的非线性和元件失配理解的基础上, 提出了一种应用于低电压 CMOS 差分放大器的失调取消技术. 这种技术在不需要增加功耗的基础上, 通过把输出端的失调电压转移到差分放大器的其他节点, 从而达到减小输入参考的失调电压的目的. 为了验证这种技术, 设计了一个工作电压为 1.8V 的低失调的 CMOS 差分放大器. 仿真结果表明, 在负载晶体管的失配为 20%, 输入放大管的失配为 10% 时, 利用这种失调转移技术, 输入参考的失调可以减少 40%. 同已发表的失调取消技术相比, 利用这种技术可以达到更低的功耗和更高的集成度.

关键词: CMOS; 输入参考的失调电压; 失调电压校准; 低失调电压

EEACC: 1205; 1220; 1285

中图分类号: TN432

文献标识码: A

文章编号: 0253-4177(2006)05-0778-05

*国家自然科学基金(批准号:60475018,60372021)和国家重点基础研究发展计划(批准号:G2000036508)资助项目

†通信作者. Email:hansg02@mails.tsinghua.edu.cn

2006-01-03 收到,2006-02-14 定稿