

Process integration and structural characterization of three-stacked gate-all-around nanosheet pFETs

Yanpeng Song^{1,2}, Hongxiao Lin^{2,4}, Guangxing Wan^{2,4}, Xiaomeng Liu¹, Zhenzhen Kong¹, Junjie Li^{*2,3,4}, Xinhe Wang¹, Hailing Wang¹, Zhaoqiang Bai¹, Xiangsheng Wang¹, Ying Zhang¹, Yiwen Zhang¹, Huilong Zhu⁴, Chao Zhao¹ and Guilei Wang^{*1,2,4}

¹Beijing Superstring Academy of Memory Technology, Beijing 100176, China

²Institute of Integrated Circuits, University of Chinese Academy of Sciences, Beijing 100049, China

³State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

⁴Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

(*Corresponding Author's Email Address: Guilei.Wang@bjsamt.org.cn; lijunjie@ime.ac.cn)




Fig. S1. Cross-sectional SEM images of anisotropically etched stacked nanosheets (a-f) with width labels. All scale bars: 100 nm.