

CEE-Gr: A Global Router with Performance Optimization Under Multi-Constraints*

Zhang Ling¹, Jing Tong¹, Hong Xianlong¹, Xu Jingyu¹, Xiong Jinjun² and He Lei²

(1 Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China)

(2 Department of Electrical Engineering, UC at Los Angeles, Los Angeles, CA 90095-1594, USA)

Abstract: A global routing algorithm with performance optimization under multi-constraints is proposed, which studies RLC coupling noise, timing performance, and routability simultaneously at global routing level. The algorithm is implemented and the global router is called CEE-Gr. The CEE-Gr is tested on MCNC benchmarks and the experimental results are promising.

Key words: VLSI/ULSI; physical design; global routing; multi-constraints; performance optimization

EEACC: 2570

CLC number: TN405.97

Document code: A

Article ID: 0253-4177(2004)05-0508-08

1 Introduction

As VLSI/ULSI technology moves into very deep sub-micron (VDSM) device size and gigahertz clock frequencies, performance optimization becomes an increasingly dominant factor in global routing^[1,2] besides traditional congestion optimization^[3-5]. It brings two major concerns for performance optimization. One is interconnect delay reduction. The other is coupling noise estimation and elimination.

Previous works^[6-18] have various contributions to timing optimization for global routing, which includes timing models^[6,7], timing-driven Steiner tree algorithms^[8,9], interconnect design algorithms considering buffer insertion or/and wire

sizing^[10-12], and timing optimization global routing algorithms^[13-19].

Increasing concerns have been raised regarding the coupling noise effects. There have been some works focusing on the noise reduction. These approaches mainly fall into two categories: noise modeling^[20-23] and noise minimization^[24-29]. Among noise minimization algorithms, most optimizations are done after the process of global routing.

The noise minimization introduced in Refs. [24, 25] is done after the detailed routing phase. Spacing algorithm proposed in Ref. [24] expands the distance between sensitive nets to reduce crosstalk. It uses Lagrangian relaxation technique and is efficient for non-congested routing regions. The track permutation algorithm^[25] swaps tracks

* Project supported by High Technology Research and Development Program of China (No. 2002AA1Z1460), SRFDP (No. 20020003008), Key Faculty Support Program of Tsinghua University (No. [2002]4), NSFC (Nos. 60121120706, 60176016), and NSF (No. CCR-0096383)

Zhang Ling female, was born in 1979. Her research interest is the performance optimization routing on IC.

Jing Tong male, was born in 1966, PhD, associate professor. His research interests include performance optimization routing, routability, interconnect optimization, and signal integrity.

Hong Xianlong male, was born in 1940, professor. His research interests include layout algorithms and systems of IC CAD.

Received 13 August 2003, revised manuscript received 7 December 2003

©2004 The Chinese Institute of Electronics

to avoid crosstalk for grid detail routing. It solves a mixed integer linear programming to decide which track should be permuted. Similar to the spacing algorithm, it is efficient for routing area with more unused tracks.

References [26, 27] introduced detailed routing algorithms to minimize crosstalk. Reference [26] introduced the wire perturbation algorithm. By defining BPI (basic perturbation interval), it can accurately calculate the best wire position to minimize crosstalk. But in order to obtain optimal solution, this algorithm consumed much time. Crosstalk minimization algorithm for river routing was proposed in Ref. [27]. It minimized crosstalk by converting two adjacent parallel wires into stair-shaped wires and using net flow method to distribute resource in the river routing region. With fixed pin on the top/bottom in the riverside, there is a limitation of its minimization capability.

Some algorithms reduce crosstalk after global routing. One is the two-part algorithm, region-based crosstalk risk estimation and crosstalk reduction, described in Ref. [28]. There is a high timing complexity in part two. Reference [29] proposed the iSINO algorithm. It eliminates crosstalk by inserting shields.

Researchers find that it is more flexible if they reduce noise in the process of global routing. A few recent works^[30,31] have addressed crosstalk avoidance techniques throughout global routing phase. In Ref. [30], global routing with crosstalk constraints has been studied. It constructs Steiner tree with a cost function including crosstalk consideration. If the crosstalk of initial routing solution still exceeds the given bound, then do rip up. Reference [31] proposed the GSINO algorithm. It gives a Steiner tree cost function containing the estimated shield number. Thus, the global router can reduce the total shield number and eventually reduce the total routing area. The objective of the two algorithms is to minimize crosstalk effects. Both of them do not take timing and congestion optimization into consideration. Among these approaches,

there is still an absence of performance (including coupling noise, timing, and routability) optimization algorithms for global routing.

The main contribution of this paper is that the coupling noise, timing performance, and routability are studied simultaneously at global routing level. Regarding wire length as the objective and letting timing, RLC coupling noise, and routability be the constraints, this paper presents a performance optimization global routing algorithm under multi-constraints. This algorithm has been implemented and the global router is called CEE-Gr.

2 Preliminaries

2.1 Definitions

We assume that the whole chip is divided into a rectangular array of $N_{row} \times N_{col}$ cells called global routing cells (GRCs). Global routing graph (GRG) is the dual graph of GRCs, which is composed of the gridlines and crossings. Figure 1 shows an example GRG that holds 4×4 GRCs. Node v_i represents the center point of GRC $_i$. The edge links node v_i and node v_j is named as e , l is called the length of edge e , which equals the distance between node v_i and node v_j . A non-negative number c_e , called edge capacity, is assigned to the edge e . c_e indicates the number of available tracks between every two corresponding GRCs.




Fig. 1 Global routing graph (GRG)

Thus, a net can be specified as a set of nodes in GRG. Then, the problem of routing a net in GRG can be described as a Steiner tree problem of specified nodes in GRG.

2.2 Notations

The following notations are used in this paper.

| | |
|---------------------|--|
| N | the set of nets. |
| E | the set of GRG edges. |
| E_h | the set of horizontal GRG edges. |
| E_v | the set of vertical GRG edges. |
| CLM | one column of horizontal edges. |
| ROW | one row of vertical edges. |
| N_n | the total number of nets. |
| N_e | the total number of GRG edges. |
| l_t | the length of edge t . |
| f_t | the number of used tracks in edge t . |
| f_{\max} | the maximum f for all edges. |
| $h(\text{CLM})$ | the number of used tracks in CLM. |
| h_{\max} | the maximum h for all CLMs. |
| $w(\text{ROW})$ | the number of used tracks in ROW. |
| w_{\max} | the maximum w for all ROWs. |
| γ | weight factor, between 0 and 1. |
| θ | weight factor, between 0 and 1. |
| sn_t | shield number in edge t . |
| o_t | obstacles in edge t . |
| c_t | capacity of edge t . |
| $T(i, j)$ | delay from source i to sink j . |
| $T_D(i, j)$ | delay constraint from source i to sink j . |
| $s(i)$ | sink set of net i . |
| $e(i)$ | edge set of net i . |
| K_{ij} | LSK value of source sink pair i, j . |
| \overline{K}_{ij} | LSK bound of source sink pair i, j . |
| K_{it} | LSK value of net segment i in edge t . |
| \overline{K}_{it} | LSK bound of net segment i in edge t . |
| $k_{i,j}$ | coupling coefficient between net i, j . |
| L_{ij} | mutual inductance between net i, j . |
| L_i | self inductance of net i . |
| α_t | a parameter related to sensitive rate. |
| β_t | a constant for edge t . |
| S_{it} | marker to indicate whether edge t contains net i . |
| L | total wire length. |

2.3 Problem formulation

Let

$$S_{it} = \begin{cases} 1, & \text{edge } t \text{ is used by the Steiner tree of net } i \\ 0, & \text{otherwise} \end{cases}$$

That means, S_{it} is a kind of marker to indicate whether the edge t contains net i .

Then we get the following problem formulation:

$$\text{Minimize } L = \sum_{i=1}^{N_n} \sum_{t=1}^{N_e} S_{it} l_t$$

Subject to:

$$f_t = \sum_{i=1}^{N_n} S_{it} + sn_t + o_t \leq c_t, \forall t \in E \quad (1)$$

$$T(i, j) \leq T_D(i, j), \forall i \in N, \forall j \in s(i) \quad (2)$$

$$K_{ij} \leq \overline{K}_{ij}, \forall i \in N, \forall j \in s(i) \quad (3)$$

Formula (1) is the congestion constraint, which forbids the overflow on each GRG edge. Formula (2) guarantees that the actual delay value of source i to sink j , $T(i, j)$ is no more than its corresponding timing constraint $T_D(i, j)$, and formula (3) sets the upper bound of LSK, \overline{K}_{ij} for each source sink pair i, j , and the actual LSK value of this pair, K_{ij} could not exceed that.

3 RLC noise model

The LSK model for RLC crosstalk^[23,31] is used in this paper. Different from earlier noise models^[20,21], the LSK model considers coupling inductance between adjacent and non-adjacent sensitive nets and points out coupling inductance could not be ignored while clock frequency is more than 1GHz.

For any two net segments N_{it} and N_{jt} in GRG edge t , the inductive coupling coefficient between them is

$$k_{it,jt} = \frac{L_{it,jt}}{\sqrt{L_{it}L_{jt}}} \quad (4)$$

where $L_{it,jt}$ is the mutual inductance between N_{it} and N_{jt} , and L_{it} and L_{jt} are the self inductance for N_{it} and N_{jt} , respectively. A formula-based K_{eff} model has been developed in Ref. [23] to calculate the coupling coefficients $k_{it,jt}$. Furthermore, the total amount of inductive coupling induced on N_{it} can be

represented by the sum of the inductive coupling coefficients.

$$K_{ii} = \sum_{j \neq i} k_{ii,jt} \quad (5)$$

For all net segments N_{jt} 's are sensitive to N_{ii} .

To consider the effect of interconnect length and the general case where the total coupling is not uniform in all routing regions, a length-scaled K_{eff} (LSK) model was proposed in Ref. [31], where the LSK value is defined as

$$K_{ij} = \sum_t l_t K_{it} \quad (6)$$

where l_t is the length of edge t and K_{it} is total coupling for N_{ii} .

4 Global router CEE-Gr

4.1 Outline of CEE-Gr

The global router CEE-Gr consists of two parts:

- (1) Gr: timing and congestion optimization.
- (2) CEE: crosstalk estimation and elimination.

Gr firstly generates an initial routing solution considering congestion and timing optimization. Then, CEE eliminates the crosstalk from the solution by inserting shields and gets a mid-result. Finally, regard the mid-result as input and send it to Gr for iterations. The flow chart of CEE-Gr is shown in Fig. 2.




Fig. 2 The flow chart of CEE-Gr

The pseudo code of CEE-Gr is as follows:

```

Step1, Call Gr to generate a minimum wire length initial
       solution  $X_0$  without congestion and timing viola-
       tion;
Step2,  $X_1 = \text{CEE}(X_0)$ ;
Step3, If (no edge overflow in  $X_1$ ) do go to step4;
       Else do go back to step1 to generate a new solu-
       tion;
Step4,  $X_2 = \text{Gr}(X_1)$ ;
  
```

Fig. 3 Pseudo code of CEE-Gr

4.2 Part One: Gr

The objective of Gr is wire length and the constraints are congestion and timing. The timing analysis and optimization method used in Gr follows critical-network-based technology introduced in Ref. [17].

To reduce congestion, Gr uses SSTT (search space traversing technology)^[2] and considers independent of net ordering^[3].

4.3 Part Two: CEE

The flow chart of CEE is shown in Fig. 2. This sub-section introduces CEE in detail.

(1) LSK bound budgeting: We partition the LSK bound at each sink of a net into the GRG edges belonging to the source-sink paths. There are two strategies for budgeting:

(a) CBUD (uniform distributed crosstalk budgeting) strategy

This strategy uniformly partitions the LSK bound into edges according to their length, and it is based on formula:

$$\overline{K_{ii}} = \frac{\overline{K_{ii}}}{l_t} \quad (7)$$

If the segment N_{ii} is shared with multiple paths starting from the same source to different sinks, we use the minimum value computed for these paths according to Eq. (1).

(b) CBLP (linear programmed crosstalk budgeting) strategy

CBUD distributes LSK bound according to segment length without consideration of its congestion. To overcome this shortcoming, CBLP parti-

tions the LKS bound by solving a linear programming problem.

In one dimension case, there are only horizontal wires routing in one row. Using the notations above, the one dimensional problem could be described as

$$\text{Minimize } f_{\max} = \max\{f_t | \forall t \in E\}$$

Subject to

$$\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t + \sum_{i=1}^{N_n} S_{it} + O_t \leq f_{\max}, \forall t \in E \quad (8)$$

$$\sum_{t \in e(i)} l_t \overline{K_{it}} \leq \overline{K_{ij}}, \forall i \in N \quad \text{and} \quad \forall j \in s(i) \quad (9)$$

$$\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t \geq 0, \forall t \in E \quad (10)$$

The left of Eq. (10)

$$\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t = sn_t$$

is an experiential equation representing the shield number in edge t obtained in Ref. [29], so it could not be negative. α_i is a parameter related to sensitive rate, and β_t is a constant for edge t .

For the two-dimensional problem, we can derive similar formula below:

$$\text{Minimize } \gamma h_{\max} + \theta w_{\max}$$

Subject to

$$\sum_{t \in \text{CLM}} \left[\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t + \sum_{i=1}^{N_n} S_{it} + O_t \right] \leq h_{\max}, \quad \forall \text{CLM} \in E_h \quad (11)$$

$$\sum_{t \in \text{ROW}} \left[\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t + \sum_{i=1}^{N_n} S_{it} + O_t \right] \leq w_{\max}, \quad \forall \text{ROW} \in E_v \quad (12)$$

$$\sum_{t \in e(i)} l_t \overline{K_{it}} \leq \overline{K_{ij}}, \forall i \in N \quad \text{and} \quad \forall j \in s(i) \quad (13)$$

$$\sum_{i \in t} \alpha_i \overline{K_{it}} + \beta_t \geq 0, \forall t \in E \quad (14)$$

(2) Crosstalk elimination in each region: According to each $\overline{K_{it}}$ computed in step 4.3(1), this step applies simulated annealing method in each region to insert shields, so that the crosstalk of all regions is within bound value.

(3) Local refinement: Check each net to eliminate possible remnant crosstalk and delete unnecessary shields so the final area is minimized.

First, to eliminate remnant crosstalk, the net N_i with most critical crosstalk violation is chosen, and the shield will be inserted into the least congested region R_t on N_i 's path.

Second, to reduce total area, the most congested region R_j is chosen, and the slack $K_i - K_{th}$ of all nets in R_j is computed. If possible, shield could be deleted when K_{th} increases properly.

The pseudo code of CEE is as follows:

1. Get X_0 , LSK bound at each net sink and remnant GRG resources on each edge as input.
2. For (each global routing tree in X_0) do:
 - Distribute LSK bound at sink point onto each GRG edge this tree occupies, the result is $\overline{K_{it}}$ for net i in edge t . CBU D or CBLP strategy could be applied for this calculation.
3. For (each GRG edge) do:
 - Calculate the actual LSK value K_{it} with LSK model for each net in this edge.
 - Compare K_{it} with $\overline{K_{it}}$.
 - If (all K_{it} is no more than $\overline{K_{it}}$) do go for next edge.
 - Else, apply simulated annealing method to eliminate crosstalk in this edge.
4. For (each GRG edge) do:
 - Calculate K_{it} with LSK model for each net in this edge to verify non-violation, if find any remnant crosstalk violation, insert one shield, and recalculate.
5. For (each GRG edge) do:
 - If (there is at least one shield in this edge) do
 - 5a. Remove one shield from this edge and calculate K_{it} with LSK model for each net in this edge.
 - If (no violation) do, go back to 5a.
 - Else, add one shield and go for next edge.

Fig. 4 Pseudo code of CEE-Gr

5 Experimental results and discussion

The global router CEE-Gr is implemented in the C language. It runs on a SUN V880 workstation with Unix OS. There are two running modes: T mode is timing-driven mode; W mode is non-timing-driven mode. We only reduce congestion in W mode, and optimize both congestion and timing performance in T mode.

5.1 Benchmark Data

We tested three MCNC benchmarks under 0.2 μ m technology. Sensitivity rate of 0.5 is given to all nets and a random sensitivity matrix is created. LSK bound at each sink is set to be 1000. Table 1 summarizes the benchmark data sets.

Table 1 Benchmark data

| Circuit | Number of net | Grid |
|---------|---------------|----------------|
| C2 | 745 | 9 \times 11 |
| C5 | 1764 | 16 \times 18 |
| C7 | 2356 | 16 \times 18 |

5.2 Results

The experimental results are shown in Tables 2 and 3.

5.3 Discussion

(1) The crosstalk is serious in the initial routing solution of all these test cases. CEE-Gr can e-

liminate all crosstalk by adding shields. CEE-Gr is efficient in crosstalk estimation and elimination.

(2) Row 4 in Table 2 shows that the increase in wire length of CEE-Gr is only from 2% to 4%, and when the circuit scale goes larger, the increase ratios get smaller.

(3) The minimum redundancy of delay (requiredDelay-currentDelay), denoted as Min-R in Table 2 and shown in row 9 and row 10 in Table 2, is almost unaffected. So, CEE-Gr maintains the effectiveness in timing optimization of Gr.

(4) We notice that the CBLP strategy consumes more routing area (see row 5 and row 10 in Table 3) than CBUD strategy since CBLP inserts more shields. The reason is that the objective function of the linear programming problem is to minimize the track utility of the most congested GRG edges. To do that, it must give such edges a relative high \bar{K}_i , so \bar{K}_i of many other edges is set very low

Table 2 Comparison between Gr and CEE-Gr with CBUD

| Circuit | | C2 | C5 | C7 |
|----------------------|-------------------------------|-----------|----------|----------|
| W mode | (Gr) Wire length/ μ m | 459786 | 1297814 | 1545454 |
| | (CEE-Gr) Wire length/ μ m | 473588 | 1336102 | 1564408 |
| | Increase in wire length | 3.00% | 2.95% | 1.23% |
| | Overflow edge number | 0 | 1 | 0 |
| T mode | (Gr) Wire length/ μ m | 466288 | 1298210 | 1569038 |
| | (CEE-Gr) Wire length/ μ m | 468836 | 1326670 | 1570882 |
| | Increase in wire length | 0.55% | 2.19% | 0.16% |
| | (Gr) Min-R | -0.007417 | 0.006431 | 0.000910 |
| | (CEE-Gr) Min-R | -0.006042 | 0.010355 | 0.003196 |
| Overflow edge number | | 0 | 1 | 0 |

Table 3 Comparison between CBUD and CBLP in CEE-Gr

| Circuits | | C2 | C5 | C7 |
|---|-------------------------|------------------|------------------|------------------|
| Wire length of Gr in W mode/ μ m | | 459786 | 1297814 | 1545454 |
| Sink number that violates the crosstalk bound | | 583 | 1570 | 1845 |
| CEE-Gr (CBUD) | Shield number | 158 | 483 | 595 |
| | Area | 154 \times 200 | 273 \times 298 | 346 \times 380 |
| | Wire length/ μ m | 473588 | 1336102 | 1564408 |
| | Increase in wire length | 3.00% | 2.95% | 1.23% |
| | Overflow edge number | 0 | 1 | 0 |
| CEE-Gr (CBLP) | Shield number | 422 | 1315 | 1769 |
| | Area | 150 \times 229 | 267 \times 343 | 344 \times 448 |
| | Wire length/ μ m | 478240 | 1330950 | 1580938 |
| | Increase in wire length | 4.01% | 2.55% | 2.30% |
| | Overflow edge number | 3 | 2 | 3 |

or even zero. In order to satisfy such low or zero crosstalk bounds, much more shields must be inserted into these regions. Thus, it makes CBLP use much more shields than CBUD does.

(5) Using simulated annealing method to insert shields into each region makes CEE-Gr require long running time, which is about 40min for C2, and much longer for larger circuits.

6 Conclusion and future work

RLC coupling noise, timing performance, and routability in global routing phase are studied in the paper. A multi-constraint performance optimization global router, called CEE-Gr, is presented. The experimental results are promising. The experimental results show that the CEE-Gr router is able to do as follows:

- (1) Tackle coupling noise, timing performance, and routability simultaneously;
- (2) Take coupling inductance into consideration;
- (3) Obtain good routing results;
- (4) Efficiently eliminates crosstalk throughout the process of global routing by inserting shields, which has little influence on wire length and timing performance.

As future work, we plan to reduce the time complexity of CEE-Gr and find better strategies for bound partitioning.

Acknowledgements This paper describes research work performed cooperatively at Tsinghua University, Beijing, P. R. China and University of California, Los Angeles (UCLA), USA. The authors wish to thank Wang Yin in Tsinghua University for valuable discussion. Thanks also go to the anonymous reviewers for their constructive comments.

References

- [1] Jing T, Hong X L, Cai Y C, et al. The key technologies and related research work of performance-driven global routing. *Journal of Software*, 2001, 12(5): 677 (in Chinese) [经彤, 洪先龙, 蔡懿慈, 等. 性能驱动总体布线的关键技术及研究进展. *软件学报*, 2001, 12(5): 677]

- [2] Hong X L, Zhu Q, Jing T, et al. Non-rectilinear on-chip interconnect——an efficient routing solution with high performance. *Chinese Journal of Semiconductors*, 2003, 24(3): 225 (in Chinese) [洪先龙, 朱祺, 经彤, 等. 非直角互连——布线技术发展的新趋势. *半导体学报*, 2003, 24(3): 225]
- [3] Jing T, Hong X L, Bao H Y, et al. SSTT: efficient local search for GSI global routing. *Journal of Computer Science & Technology*, 2003, 18(5): 632
- [4] Bao H Y, Jing T, Hong X L, et al. A novel random global routing algorithm independent of net ordering. *Chinese Journal Computers*, 2001, 24(6): 574 (in Chinese) [鲍海云, 经彤, 洪先龙, 等. 一种新的与线网顺序无关的随机优化总体布线算法. *计算机学报*, 2001, 24(6): 574]
- [5] Xu Jingyu, Bao Haiyun, Hong Xianlong, et al. A fast and efficient global router for congestion optimization. *Chinese Journal of Semiconductors*, 2002, 23(2): 136
- [6] Elmore W C. The transient response of lumped linear networks with particular regard to wideband amplifiers. *J Appl Phys*, 1948, 19(1): 55
- [7] Sacurai T. Approximation of wiring delay in MOSFET LSI. *IEEE J Solid-State Circuits*, 1983, 18(4): 418
- [8] Hong X L, Xue T X, Cheng C K, et al. Performance-driven Steiner tree algorithm for global routing. In: *Proc ACM/IEEE DAC*. 1993: 177
- [9] Xu J Y, Hong X L, Jing T, et al. An efficient hierarchical timing-driven Steiner tree algorithm for global routing. In: *Integration, the VLSI Journal*, 2003, 35: 69
- [10] Cong J, He L, Koh C K, et al. Interconnect design for deep submicron ICs. In: *Proc IEEE/ACM ICCAD*, San Jose, USA, 1997: 478
- [11] Chu C C N, Wong D F. An efficient and optimal algorithm for simultaneous buffer and wire sizing. *IEEE Trans CAD*, 1999, 18(9): 1297
- [12] Lillis J, Cheng C K. Timing optimization for multisource nets: characterization and optimal repeater insertion. *IEEE Trans CAD*, 1999, 18(3): 322
- [13] Huang J, Hong X L, Cheng C K, et al. An efficient timing-driven global routing algorithm. In: *Proc ACM/IEEE DAC*, Dallas, USA, 1993: 596
- [14] Hong X L, Xue T X, Huang J, et al. An efficient timing-driven global routing algorithm for standard cell and gate array design. *IEEE Trans CAD*, 1997, 16(11): 1323
- [15] Hu J, Sapatnekar S S. A timing-constrained algorithm for simultaneous global routing of multiple nets. In: *Proc IEEE/ACM ICCAD*, San Jose, USA, 2000: 99
- [16] Lin S P, Chang Y W. A novel framework for multilevel routing considering routability and performance. In: *Proc IEEE/ACM ICCAD*, San Jose, USA, 2002: Session 1C-1

- [17] Jing T, Hong X L, Bao H Y, et al. A novel and efficient timing-driven global router for standard cell layout design based on critical network concept. In: Proc IEEE ISCAS, Scottsdale, Arizona, USA, 2002: I 165
- [18] Jing T, Hong X L, Bao H Y, et al. UTACO: A unified timing and congestion optimizing algorithm for standard cell global routing. In: Proc IEEE/ACM ASP-DAC, Kitakyushu, Japan, 2003: 834
- [19] Xu J Y, Hong X L, Jing T, et al. A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design. In: Proc IEEE/ACM ASP-DAC, Kitakyushu, Japan, 2003: 847
- [20] Sakurai T, Kobayashi C, Node M. Simple expressions for interconnecting delay, coupling and crosstalk in VLSI's. IEEE Trans Electron Devices, 1993, 40(1): 118
- [21] Sakurai T, Tanaru K. Simple formulas for two and three dimensional capacitance. IEEE Trans Electron Devices, 1983, ED-30(2): 183
- [22] Lepak K M, Luwandi I, He L. Simultaneous shield insertion and net ordering under explicit RLC noise constraint. In: Proc ACM/IEEE DAC, Las Vegas, USA, 2001: 199
- [23] He L, Lepak K M. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. In: Proc ACM ISPD, San Diego, USA, 2000: 56
- [24] Chaudhary K, Oniozawa A, Kuh E S. A spacing algorithm for performance enhancement and crosstalk reduction. In: Proc IEEE/ACM ICCAD, 1993: 697
- [25] Gao T, Liu C L. Minimum crosstalk channel routing. IEEE Trans CAD, 1996, 15(5): 465
- [26] Saxena P, Liu C L. Crosstalk minimization using wire perturbations. In: Proc ACM/IEEE DAC, New Orleans, USA, 1999: 100
- [27] Zhou H, Wang D F. An optimal algorithm for river routing with crosstalk constrains. In: Proc IEEE/ACM ICCAD, San Jose, USA, 1996: 310
- [28] Xue T X, Kuh E S, Wang D S. Post global routing crosstalk synthesis. IEEE Trans CAD, 1997, 16(12): 1418
- [29] Xiong J J, Chen J, Ma J, He L. Post global routing RLC crosstalk budgeting. In: Proc IEEE/ACM ICCAD, San Jose, USA, 2002:
- [30] Zhou H, Wong D F. Global Routing with crosstalk constraints. IEEE Trans CAD, 1999, 18(11): 1683
- [31] Ma J, He L. Towards global routing with RLC crosstalk constraints. In: Proc ACM/IEEE DAC, New Orleans, USA, 2002: 669

CEE-Gr: 一个在多约束下进行性能优化的总体布线器*

张 凌¹ 经 彤¹ 洪先龙¹ 许静宇¹ Xiong Jinjun² He Lei²

(1 清华大学计算机科学与技术系, 北京 100084)

(2 Department of Electrical Engineering, UC at Los Angeles, Los Angeles, CA 90095-1594, USA)

摘要: 提出了一个在多约束下进行性能优化的总体布线算法. 研究了在总体布线阶段同时进行 RLC 耦合噪声(串扰)、时延性能和布线拥挤优化的问题. 根据所提出的算法思想已实现了相应的总体布线器: CEE-Gr. 并对所实现的总体布线器 CEE-Gr 进行了 MCNC 电路例子的测试, 得到令人满意的结果.

关键词: VLSI/ULSI; 版图设计; 总体布线; 多约束; 性能优化

EEACC: 2570

中图分类号: TN405.97

文献标识码: A

文章编号: 0253-4177(2004)05-0508-08

* 国家高技术研究发展计划(批准号: 2002AA1Z1460), 高校博士点基金(批准号: 20020003008), 清华大学骨干人才支持计划(批准号: [2002]4), 国家自然科学基金(批准号: 60121120706, 60176016) 和美国自然科学基金(批准号: CCR-0096383) 资助项目

张 凌 女, 1979 年出生, 研究生, 研究兴趣为性能优化布线技术.

经 彤 男, 1966 年出生, 博士, 副教授, 研究兴趣为性能优化布线理论与算法、可布性及信号完整性.

洪先龙 男, 1940 年出生, 教授, 博士生导师, 长期从事 IC CAD 的科研与教学工作.

2003-08-13 收到, 2003-12-07 定稿