2004年6月

Design and Test of a CMOS Low Noise Amplifier in Bluetooth Transceiver*

Huang Yumei and Hong Zhiliang

(State Key Laboratory of ASIC & System, Fudan University, Shanghai 200433, China)

Abstract: A RF low noise amplifier, integrated in a single bluetooth transceiver chip and fabricated in 0. 35 μ m digital CMOS technology, is presented. Under the consideration of ESD protection and package, design methodology is discussed from the aspects of noise optimization, impedance match, and forward gain. At 2. 05GHz, the measured S_{11} is -6.4dB, S_{21} is 11dB with 3dB BW of 300MHz, and NF is about 5. 3dB. It indicates that comprehensive consideration of parasitics, package model, and reasonable process is necessary for RF circuit design.

Key words: CMOS low noise amplifier; noise figure; impedance match; bluetooth transceiver

EEACC: 1220; 1350H; 2570D

1 Introduction

Wireless communication triggers the research and development of RF integrated circuits (RF IC), and the rapid growing market for more portable and cost equipments motivates the single chip with RF front end and digital processor integrated together. This trend makes CMOS RF IC more attractive in the competition with its counterparts.

CMOS low noise amplifier (LNA) is the backbone of RF communication receivers. Its noise performance determines the sensitivity of the whole receiver. Its gain not only affects the linearity of the next circuit block, but also defines the overall noise performance. And its impedance matching is very important for maximum power transfer. Recently, several CMOS LNAs have been reported^[1,2], in which the ESD protection and package effect have not been considered. However, for commercial application, both ESD and package must be taken into account for handling and reliability reason even at the cost of degradation of the overall performance of LNA.

2 Circuit design

2. 1 Noise optimization

In noise figure prediction, accurate modeling of a MOSFET is crucial and difficult. In this paper, noise optimization is performed based on the conception of correlation matrix proposed by Hillbrand and Russer^[3].

The chain representation^[3] of the correlation matrix

^{*} Project supported by IT Innovation Program of Shanghai (No. ¾ CX20010018)

Huang Yumei female, was born in 1971, PhD candidate. She is engaged in the design and test of analog integrated circuits.

can be obtained as [4]

$$C_{A} = 2kT \begin{bmatrix} R_{n} & \frac{F_{min} - 1}{2} - R_{n}Y_{opt}^{*} \\ \frac{F_{min} - 1}{2} - R_{n}Y_{opt} & R_{n} | Y_{opt} |^{2} \end{bmatrix}$$
(1)

where $R_{\rm n}$, $F_{\rm min}$, $Y_{\rm opt}(=G_{\rm opt}+{\rm j}B_{\rm opt})$ are four noise parameters, which can completely characterize the noise performance of a two-port network. $F_{\rm min}$ is the minimum noise factor that the network can achieve with the optimum source admittance condition ($Y_{\rm s}=Y_{\rm opt}$), $Y_{\rm s}$ is the source admittance, $R_{\rm n}$ is the equivalent noise resistance and can amplify the difference between $Y_{\rm s}$ and $Y_{\rm opt}$.

In this paper, drain current noise $i_{\rm d}$ and induced-gate noise $i_{\rm g}$, which one necessary for the determination of the chain representation of the correlation matrix $C_{\rm A}$, are formulated based on the theory of channel length modulation (CLM). The corresponding equivalent circuit of an intrinsic RF MOSFET is shown in Fig. 1, where R_i is a channel-induced resistance considered at high frequency^[5]. By this way, $F_{\rm min}$ and $R_{\rm n}$ of a MOSFET with different gate width and under different gate bias can be shown graphically in Fig. 2. It should be specified that the MOSFET under the study is in the state of saturation.




Fig. 1 Intrinsic part of a RF MOSFET

Since the gate length of a RF MOSFET is just the smallest dimension allowed by the process technology, what is needed and determined are the gate width of a MOSFET and its bias from the aspect of circuit design. In conjunction with the constraint of power consumption, in this work, the gate bias of the amplifying transistor is around 860mV, the gate width is 360µm, and the static working current is about 6.5mA.




Fig. 2 $R_{\rm n}$ and NF_{min} under different gate width and gate bias

2. 2 Impedance match and forward gain

Because both of the package and the ESD protection are considered in this circuit design, impedance match is not as simple as that introduced by $Lee^{[6]}$. In this case, the input stage of a LNA is shown in Fig. 3(a) with parasitic capacitances and inductances included, and C_x is the parasitic capacitance related to the bottom plate of the DC block capacitor.




Fig. 3 Input stage with package and ESD

In order to reduce the parasitic inductance between on chip ground and the real ground $L_{\rm ps}$, the chip in this paper is connected to five parallel bondpads. Then, the input circuit can be simplified approximately as that shown

in Fig. 3(b), where

$$L_{\text{gate}} = L_{\text{g}} + L_{\text{pg}}$$

$$C_{\text{par}} = C_{\text{Miller}} + C_{\text{esd}} + C_{\text{pad}} + C_{\text{x}} + C_{\text{pg}}$$
(2)

After a series of parallel-series transformations shown in Fig. 4, the input impedance of LNA with pad and ESD protection at resonance is

$$R' \approx \frac{R}{(1 + C_{\text{par}}/C_{\text{eq}})^2} = \frac{\omega_{\Gamma} L_{\text{S}}}{(1 + C_{\text{par}}/C_{\text{eq}})^2}$$
 (3)

where $C_{\rm eq}$ is the equivalent capacitance of $C_{\rm gs}$ and $L_{\rm s}$, $\omega_{\rm T}$ is the cutoff frequency of the transistor. It is obvious that

the existence of $C_{\rm par}$ requires larger $L_{\rm s}$ for input impedance matching, which inevitably enlarges the chip area and degrades the forward gain of a LNA. To reduce the harmful parasitic effect, some solutions have been adopted in this work: (1) the two lower-layer metals of the common pad are removed; (2) metal 4 and metal 3 are used to construct an interdigital DC block capacitor for small $C_{\rm x}$; (3) the size of the cascade transistor is chosen as the same as that of the amplifying one to suppress the Miller effect.




Fig. 4 Parallel-series transformation for parasites analysis

The provided parasitic capacitance of cascade point (merging point of M1's drain and M2's source) is small enough to draw little current separately, the current flowing through load i_2 can be assumed equal to i_1 that flows through M1, illustrated in Fig. 5. Then, the voltage gain can be expressed approximately by

$$|A_{\rm V}| \approx \frac{\omega_{\rm r} Q_{\rm L} L_{\rm d}}{R_{\rm S} + \omega_{\rm r} L_{\rm S}}$$
 (4)

where $Q_{\rm L}$ is the quality factor of inductor $L_{\rm d}$. So for high voltage gain, the used inductor $L_{\rm d}$ must have large inductance and high quality factor. At the same time, the value of $L_{\rm s}$ is inversely proportional to the gain, which leads to a conflict between input match and high gain, especially when package and ESD protection are considered. After a trade off, in this work, $L_{\rm s}$ is set to a value of 1nH, and the inductance of $L_{\rm d}$ is 5. 6nH.

3 Circuit implementation

The circuit configuration of the LNA is shown in




Fig. 5 Basic circuit of LNA

Fig. 6, which does not include bias circuit. It is a single-ended cascade architecture. A large capacitance C_0 is added to ensure the source of M3, a virtual ground for RF signal. The drain of M2 is the output point and connected with the input stage of the mixer, so it is not a right point for test. For this reason, an open drain MOSFET M10 is added with the test instrument as its load. The dimension of M10 is relatively small and limited by the output frequency. The side effect of this test strategy is that the

measured S_{21} and NF must be corrected as discussed in the next section. Note that at the right side of the broken line, it is a negative feedback circuit introduced for the purpose of stabilizing the static work condition of LNA. The simulation and measurement results are listed in Table 1.




Fig. 6 Circuit diagram of LNA




Fig. 7 Die micrograph of LNA

Table 1 Simulation and measurement results summary


Result	Frequency	3dB-BW	NF	S_{21}	S_{11}	I_{main}	I_{test}
	/ GHz	/MHz	/ dB	/ dB	/ dB	/mA	/mA
Simulation	2. 4	300	3. 5	14	- 8.6	7	6
Measurement	2.05	300	5. 3	11	- 6.4	8	5

 $I_{\rm main}$ means the working current when M10 is off; $I_{\rm test}$ is the static current flowing through test transistor M10. The power supply is 3.3V.

4 Circuit measurement and analyses

The bluetooth transceiver chip was fabricated in TSMC 0.35- µm digital CMOS technology. The die micrograph of LNA is shown in Fig. 7. The test instruments are HP 8720D network analyzer for S-parameters and Agilent 8970B noise figure meter for noise measurement.

 S_{21} and NF shown in Fig. 8 are the measured values at the test point (see Fig. 6). In order to get performance parameters of the LNA only, additional gain and noise from M10 should be deducted from the measurement results.



d S₁₁, S₂₁, and NF

For a two stage cascade system shown in Fig. 9, the total gain (dB) is

$$S_{2l_{tot}} = S_{2l_{1}} + S_{2l_{2}}$$

$$V_{in} = R_{in1}$$

$$R_{out1} R_{in2}$$

$$R_{in2}$$

$$R_{out2}$$

$$(5)$$

Fig. 9 A two stage cascade system

Because the measured $I_{\rm test}$ is 5mA, the gate bias of M10 shifts from the designed 1.2V to 1.1V or so, at the same time, the size of M10 is 90/0.35, it is easy to obtain

the gain of the second stage S_{2l_2} . The gain is 0.64 or – 3.8dB for a 2GHz signal when the load is a resistance of 50Ω that is just the impedance of the test instrument. According to Eq. (5), after correction, the gain of LNA as well as S_{2l_1} , is about 11dB.

Also for this cascade system, the total noise factor is expressed by [7]

$$F_{\text{tot}} = \frac{4kTR_{\text{S}} + \frac{(I_{\text{nl}}R_{\text{S}} + V_{\text{nl}})^{2}}{4kTR_{\text{S}}} + \frac{(I_{\text{n2}}R_{\text{out1}} + V_{\text{n2}})^{2}}{A_{\text{vl}}^{2}} \times \frac{1}{(R_{\text{inl}}/(R_{\text{S}} + R_{\text{inl}}))^{2}} \times \frac{1}{4kTR_{\text{S}}}$$
(6)

where $R_{\rm s}$, $R_{\rm in1}$, and $R_{\rm out1}$ are the source impedance, input and output impedance of the LNA respectively. $A_{\rm v1} \times \frac{R_{\rm in1}}{R_{\rm S} + R_{\rm in1}}$ is the voltage gain of LNA, expressed by A₁. Equation (6) can be rewritten as

$$F_{\text{tot}} = F_1 + \frac{F_2 - 1}{A_1^2} \times \frac{R_{\text{out1}}}{R_S}$$
 (7)

where F_1 is the noise factor of the LNA; F_2 is the noise factor of M10 with respect to $R_{\rm out1}$, and is around 1.4; $R_{\rm out1}$ is about 500 Ω , $R_{\rm s}$ is 50 Ω ; $F_{\rm tot}$ could be derived from NF_{tot}. NF_{tot} represents the net noise figure after eliminating the noise of elements outside the chip from the measured result and its real value is 5.8dB or so. After correction, the noise factor of LNA only, F_1 , is about 3.4, in other words, the noise figure of LNA, NF₁, is 5.3dB.

There is some discrepancy in the NF between the simulation and measurement. This deviation can be partly attributed to incomplete consideration of parasitics and the noise through substrate coupling, and the quite limited set of available active and passive devices^[8] such as inductor and capacitor, which is the difficulty in using a digital technology for analog and RF design.

The output frequency (see Fig. 6) is determined by

$$\omega = \frac{1}{\sqrt{L_{d}C}} \tag{8}$$

$$C = C_{d} + C_{array} + C_{db2} + C_{gs6} + C_{gs10} + C_{mixer}$$

 $L_{\rm d}$ of 5. 6nH is selected, then the value of C is limited to 780fF by the 2. 4GHz output frequency. Assumed that capacitance variation is 10%, the inductance variation is + 15%, only 90fF parasitic capacitance would cause the decrease of central frequency from 2. 4GHz to 2. 02GHz. So the shift of central frequency is caused by the process

variation and the inter-connection parasitic effect. From this aspect, analog CMOS technology is more eligible for RF circuit design. For the input resonant frequency, package parameters must be considered as well. The package parameters were not acquired until chip fabrication, the discrepancy of S_{11} between simulation and measurement highlights the indispensability of exact package model.

5 Conclusion

As an effort to meet commercial requirements, the package and the ESD protection are included in this paper. Theoretical analysis shows that parasitic effects related to ESD and package would bring additional difficulty in implementation of overall LNA performance. Based on a 0. 35µm digital CMOS technology, this chip is fabricated, and some important parameters of the LNA are measured. The discrepancy between measurement and simulation demonstrates that for RF analog circuit implementation, besides comprehensive consideration and exact model of parasitics, process technology is also an important factor. Limited by its own characteristics, digital technology is not very suitable. With the help of a RF CMOS process, 0. 35µm technology is fine enough to obtain a commercial single bluetooth transceiver chip with satisfying performance.

References

- [1] Shaeffer D K, Lee T H. A 1. 5 V, 1. 5 GHz CMOS low noise amplifier. IEEE J Solid-State Circuits, 1997, 32(5): 745
- [2] Lin M, Wang HY, Li YM, et al. Design and test of 2 GHz CMOS RF low noise amplifier. Acta Electronica Sinica, 2002, 30(9): 1278(in Chinese) [林敏, 王海永, 李永明, 等. 2 GHz CMOS 射频低噪声放大器的设计与测试. 电子学报, 2002, 30(9): 1278]
- [3] Hillbrand H, Russer P H. An efficient method for computer aided noise analysis of linear amplifier networks. IEEE Trans Circuits Syst, 1976, 23(4): 235
- [4] Goo J S. High frequency noise in CMOS low noise amplifiers. PhD Dissertation of Stanford University, 2001
- [5] Tsividis Y. Operation and modeling of the MOS transistor. 2nd edition. New York: McGraw-Hill, 1999
- [6] Lee T H. The design of CMOS radio frequency integrated circuit. Cambridge University Press, 1998
- [7] Razavi B. RF microelectronics. Prentice HallPTR: Upper SaddleRiver

NJ07458, 1998

[8] Razavi B. CMOS technology characterization for analog and RF design. Custom Integrated Circuits Conference, 1998: 23

蓝牙收发器中的 CMOS 低噪声放大器的设计与测试*

黄煜梅 洪志良

(复旦大学微电子学系 专用集成电路与系统国家重点实验室, 上海 200433)

摘要: 介绍了一种基于 $0.35\mu m$ CMOS 数字工艺、集成于单片蓝牙收发器中的射频低噪声放大器. 在考虑 ESD 保护和封装的情况下,从噪声优化、阻抗匹配及增益的角度讨论了电路的设计方法. 经测试,在 2.05GHz 的中心频率处, S_{11} 为-6.4dB, S_{21} 为 11dB, 3dB 带宽约为 300MHz, 噪声系数为 5.3dB. 该结果表明,射频电路设计需要全面考虑寄生效应,需要合适的封装模型以及合理的工艺.

关键词: CMOS 低噪声放大器; 噪声系数; 阻抗匹配; 蓝牙收发器

EEACC: 1220; 1350H; 2570D

中图分类号: TN4 文献标识码: A 文章编号: 0253-4177(2004)06-0633-06

2003-10-26 收到, 2003-12-30 定稿

^{*} 上海市信息技术创新计划资助项目(合同号: 沪 CX20010018) 黄煜梅 女, 1971 年出生, 博士研究生, 主要研究方向为模拟集成电路设计与测试. 洪志良 男, 教授, 博士生导师, 从事高性能模拟集成电路, 射频电路的设计.