

## HfO<sub>2</sub> Gate Dielectrics for Future Generation of CMOS Device Application

H. Y. Yu<sup>1</sup>, J. F. Kang<sup>2</sup>, Ren Chi<sup>1</sup>, M. F. Li<sup>1,3</sup> and D. L. Kwong<sup>4</sup>

(1 Silicon Nano Device Laboratory, Department of Electrical & Computer Engineering, NUS, Singapore 119260, Singapore)

(2 Institute of Microelectronics, Peking University, Beijing 100871, China)

(3 Institute of Microelectronics, Singapore 117685, Singapore)

(4 Department of Electrical & Computer Engineering, The University of Texas, Austin, TX 78752, USA)

**Abstract:** The material and electrical properties of HfO<sub>2</sub> high- $k$  gate dielectric are reported. In the first part, the band alignment of HfO<sub>2</sub> and (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> to (100)Si substrate and their thermal stability are studied by X-ray photoelectron spectroscopy and TEM. The energy gap of (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub>, the valence band offset, and the conduction band offset between (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> and the Si substrate as functions of  $x$  are obtained based on the XPS results. Our XPS results also demonstrate that both the thermal stability and the resistance to oxygen diffusion of HfO<sub>2</sub> are improved by adding Al to form Hf aluminates. In the second part, a thermally stable and high quality HfN/HfO<sub>2</sub> gate stack is reported. Negligible changes in equivalent oxide thickness (EOT), gate leakage, and work function (close to Si mid-gap) of HfN/HfO<sub>2</sub> gate stack are demonstrated even after 1000°C post-metal annealing (PMA), which is attributed to the superior oxygen diffusion barrier of HfN as well as the thermal stability of the HfN/HfO<sub>2</sub> interface. Therefore, even without surface nitridation prior to HfO<sub>2</sub> deposition, the EOT of HfN/HfO<sub>2</sub> gate stack has been successfully scaled down to less than 1nm after 1000°C PMA with excellent leakage and long-term reliability. The last part demonstrates a novel replacement gate process employing a HfN dummy gate and sub-1nm EOT HfO<sub>2</sub> gate dielectric. The excellent thermal stability of the HfN/HfO<sub>2</sub> gate stack enables its use in high temperature CMOS processes. The replacement of HfN with other metal gate materials with work functions adequate for n- and p-MOS is facilitated by a high etch selectivity of HfN with respect to HfO<sub>2</sub>, without any degradation to the EOT, gate leakage, or TDDB characteristics of HfO<sub>2</sub>.

**Key words:** high- $k$  gate dielectrics; HfO<sub>2</sub>; hafnium aluminates; HfN; metal gate electrode

**EEACC:** 2810; 2570D

**CLC number:** TN386

**Document code:** A

**Article ID:** 0253-4177(2004)10-1193-12

## 1 Introduction

High- $k$  gate dielectrics have been extensively studied as alternates to conventional gate oxide (SiO<sub>2</sub>) due to the aggressive downscaling of SiO<sub>2</sub> thickness in CMOS devices, and hence the excessive gate leakage. HfO<sub>2</sub> has emerged as one of the most promising high- $k$  candidates due to its high dielectric constant and compatibility with poly-sili-

con deposition process<sup>[1,2]</sup>. However, it suffers recrystallization during high temperature post process annealing, which would induce high leakage current and severe dopants penetration issues. Al has been proposed to alloy HfO<sub>2</sub> to raise its crystallization temperature<sup>[3]</sup>. In the first part of this paper, we report the energy gap ( $E_g$ ) of (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub>, the valence band offset ( $\Delta E_v$ ) and the conduction band offset ( $\Delta E_c$ ) between (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> and the Si substrate as functions of  $x$

obtained based on X-ray photoelectron spectroscopy (XPS) measurement. Furthermore, the thermal stability of Hf aluminates and its impact on oxygen diffusivity through Hf aluminates are studied.

Another major concern regarding the application of HfO<sub>2</sub> gate dielectric is the fact that HfO<sub>2</sub> is a poor barrier to oxygen diffusion, which would cause the uncontrolled growth of low- $k$  interfacial layer (IL) between HfO<sub>2</sub> and Si substrate during high-temperature post-processing and hence impose serious concern to equivalent oxide thickness (EOT) scalability<sup>[1,4]</sup>. Although using surface nitridation (SN) or N-contained HfO<sub>2</sub> (i. e. HfO<sub>x</sub>N<sub>y</sub>) can minimize IL growth<sup>[5,6]</sup>, they also cause severe carrier mobility degradation. In the second part of this paper, we present the thermally robust high quality gate stack composing of HfN metal gate/HfO<sub>2</sub> gate dielectric with excellent EOT scalability against high temperature treatments, without using SN prior to HfO<sub>2</sub> deposition, and investigate its performance and reliability for MOS device applications. The application of metal gate electrodes would address the concerns associated with conventional poly-Si gate electrodes, such as the poly-Si gate depletion, dopant penetration, and high gate sheet resistance in the aggressively scaled CMOS transistors.

Two metal gate electrodes with different work functions are required to achieve optimal device performance in n- and p-channel transistors<sup>[7]</sup>. Immense process challenges are faced in the integration of dual-metal gates in CMOS transistors with sub-1nm EOT high- $k$  dielectric, such as HfO<sub>2</sub><sup>[8,9]</sup>. Issues such as interfacial reaction of the metal gate with the underlying gate dielectric and the variation of metal gate work function  $\Phi_m$  with annealing temperature may limit the use of high thermal budget process steps after metal gate formation<sup>[8]</sup>. A replacement gate process that forms the metal gate electrode after the activation of the source/drain (S/D) dopants is therefore attractive<sup>[10,11]</sup>. In a conventional replacement gate process, high- $k$  di-

electric and metal-gate electrode replaces the poly-Si dummy gate and underlying sacrificial SiO<sub>2</sub> after S/D dopant activation anneal. Nevertheless, high-temperature anneal of high- $k$  dielectric is required for better carrier mobility, less fixed charge and less  $C-V$  hysteresis<sup>[11,12]</sup>. High-temperature post-deposition anneal (PDA) of high- $k$  dielectric before metal gate deposition, however, will cause a EOT increase which is a serious concern for aggressive CMOS scaling. In the last part of this paper, a novel replacement gate process employing a dummy HfN gate electrode material is demonstrated to integrate dual-metal gate electrodes with sub-1nm HfO<sub>2</sub> gate dielectric. The HfN/HfO<sub>2</sub> gate stack shows excellent thermal stability during the source/drain dopant activation, allowing sub-1nm EOT and good dielectric characteristics to be achieved<sup>[13]</sup>. In addition, the high etch selectivity of HfN with respect to HfO<sub>2</sub> enables its use as a dummy gate electrode in a replacement gate process without degrading the HfO<sub>2</sub> dielectric. This makes HfN more attractive than poly-Si dummy gate. Replacement of the dummy HfN gate with Ta for NMOS and Ni for PMOS devices is also demonstrated. The work function difference between NMOS and PMOS gate electrodes is about 0.8eV.

## 2 Material characterizations of HfO<sub>2</sub> and (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> by XPS and TEM

(HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> ( $0 \leq x \leq 1$ ) films of five various compositions were prepared by atomic layer deposition (ALD) at 300°C wafer temperature, with 200mm. p-type (100) Si wafers as substrates. To evaluate the thermal stability of the Hf aluminates, rapid thermal annealing (RTA) was conducted in  $1.3 \times 10^3$  Pa of N<sub>2</sub> or in high vacuum ( $\sim 2.7 \times 10^{-3}$  Pa) at several temperatures (800 ~ 1000°C) for 20s. The ex-situ high resolution XPS were taken to measure the Al 2p, Hf 4f, C 1s, O 1s, valence band maximum (VBM), and O 1s energy loss spectra. All of the high-resolution scans were

taken at a photoelectron take-off angle of 90° and with a pass energy of 20eV. The intensities for all the XPS spectra reported here have been normalized for comparison and all of the spectra are calibrated against C 1s peak (285.0eV) of adventitious carbon. The XPS results show that all Hf aluminates samples possess nice stoichiometry, and their compositions could be expressed as HfO<sub>2</sub>, (HfO<sub>2</sub>)<sub>0.85</sub>-(Al<sub>2</sub>O<sub>3</sub>)<sub>0.15</sub>, (HfO<sub>2</sub>)<sub>0.67</sub>-(Al<sub>2</sub>O<sub>3</sub>)<sub>0.33</sub>, (HfO<sub>2</sub>)<sub>0.41</sub>-(Al<sub>2</sub>O<sub>3</sub>)<sub>0.59</sub>, and Al<sub>2</sub>O<sub>3</sub> respectively.

Figure 1(a) depicts O 1s energy losses spectra for various as-deposited (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> sam-

ples, which is caused by the outgoing photoelectrons suffering inelastic losses to collective oscillations (plasmon) and single particle excitations (band to band transition)<sup>[14]</sup>. The energy band gap values ( $E_g$ ) could be determined by the onset of energy loss from their respective spectrum. By this means, the energy gap for HfO<sub>2</sub> is measured as  $5.25 \pm 0.1\text{eV}$  and for Al<sub>2</sub>O<sub>3</sub> as  $6.52 \pm 0.1\text{eV}$ . The energy gap value of Al<sub>2</sub>O<sub>3</sub> is consistent with reported by other research groups<sup>[15]</sup>. It is worthy noting the continuous change in the energy loss spectra contour occurs with Hf(Al) composition variation.




Fig. 1 (a) O 1s energy losses spectra for various (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> samples. The cross point denotes the band gap ( $E_g$ ) value for each sample. Dashed arrow shows the constantly change in the energy loss spectra contour with Hf aluminates composition. (b) XPS valence band spectra taken from various (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> samples and H-terminated bulk Si. The cross point from each spectrum denotes the valence band maximum (VBM) for that specific sample. The valence band alignment is yielded by the difference of VBM between the (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> and the H-terminated Si. The dashed arrow indicates the gradual change in the valence band density of states Hf aluminates composition.

The determination of valence band alignment of (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> on Si substrate is performed by measuring the difference of VBM between the (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> samples and the hydrogen-terminated Si(100) substrate, as shown in Fig. 1(b). The VBM for each sample is defined by extrapolating the leading edge of VB to the baseline (the cross point). Therefore,  $\Delta E_v$  values of  $3.03 \pm 0.05\text{eV}$  and  $2.22 \pm 0.05\text{eV}$  could be obtained for Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>, respectively. We again observe the

gradual changes in the valence band density of states with Hf(Al) composition variation.

With the knowledge of Si energy gap value (1.12eV), the conduction band offset for (HfO<sub>2</sub>)<sub>x</sub>-(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> can be simply derived by the equation of

$$\Delta E_c = E_g - \Delta E_v - 1.12(\text{eV})$$

where  $\Delta E_c$  for HfO<sub>2</sub> is calculated as  $1.91 \pm 0.15\text{eV}$  and for Al<sub>2</sub>O<sub>3</sub> as  $2.37 \pm 0.15\text{eV}$ . The relationship

between  $E_g$ ,  $\Delta E_v$ , and  $\Delta E_c$  values for  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  and the Hf composition is summarized in Fig. 2. Linear dependence on composition is revealed for  $E_g$ ,  $\Delta E_v$ , and  $\Delta E_c$  based on XPS measurement.




Fig. 2 Dependence of  $E_g$ ,  $\Delta E_v$ , and  $\Delta E_c$  of  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  on Hf composition

Next, we discuss the thermal stability of the Hf aluminates. High-resolution XPS was applied to quantitatively study the growth of the IL between  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  films and Si substrate during RTA processing. The Si 2p core level XPS spectra for these  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  samples of as-deposited and after various RTA processes (800°C/N<sub>2</sub>, 900°C/N<sub>2</sub>, 1000°C/N<sub>2</sub>, and 1000°C/high vacuum) are shown as Fig. 3. The peak located at 99.3eV is assigned to Si-Si bonds from Si substrates, and the other one at 103.0eV to Hf(Al) silicate bonds from the IL. It is seen that an IL exists for all of the as-deposited samples. The change in the peak intensity of IL silicate directly correlates with the growth of the IL: the higher the intensity, the thicker the IL. For a given annealing temperature, the extent of IL growth is determined versus Al%, with HfO<sub>2</sub> film (0% Al) showing the largest growth, and Al<sub>2</sub>O<sub>3</sub> film the smallest. Doping of HfO<sub>2</sub> film with Al slows down the IL growth during annealing. Based on these XPS results, one can draw the conclusion that the ability to block oxygen diffusion through HfO<sub>2</sub> films is greatly en-




Fig. 3 XPS Si 2p core level spectra recorded from various  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  samples (the thin ones) of as-deposited (solid lines), after 800°C/N<sub>2</sub> annealing (dashed lines), 900°C/N<sub>2</sub> annealing (dotted lines), 1000°C/N<sub>2</sub> annealing (dashed dotted lines), and 1000°C/high vacuum annealing (dashed lines with open triangles). The peak located at ~99.3eV is assigned to Si-Si bonds from the substrates, and the one at ~103.0eV to Si-O bonds from IL. The intensities for XPS peaks of Si-Si bonds have been normalized for comparison.

hanced by the incorporating of Al, and the ability becomes stronger when more Al is incorporated. The Si 2p spectra for each sample annealed in high vacuum ( $\sim 2.7 \times 10^{-3}$  Pa) at 1000°C is also shown in Fig. 3. The IL growth is significantly smaller than those of annealing in N<sub>2</sub> at the same temperature. This result implies that the active source of oxygen in N<sub>2</sub> ambient, not the oxygen species present in the high- $k$  films themselves, is responsible for the IL growth during RTA.

The high-resolution cross-sectional transmission electron microscope (HRTEM) of two samples [HfO<sub>2</sub> and (HfO<sub>2</sub>)<sub>0.85</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>0.15</sub> films] before

and after 900°C annealing in N<sub>2</sub> are presented in Fig. 4. After annealing, it is observed that the growth of IL is greater for the HfO<sub>2</sub> sample compared to the Al doped HfO<sub>2</sub>, consistent with the XPS results shown in Fig. 1. The composition of the IL is likely to be Hf(Al) silicate (with SiO<sub>2</sub> rich), which is supported by XPS measurements shown in Fig. 3. Another evidence for silicate formation is the high- $k$  film thickness decrease after annealing, as shown by HRTEM images, which may be due to the consumption of high- $k$  films through the reaction with IL and/or film densification.




Fig. 4 HRTEM images for the as-is HfO<sub>2</sub> sample (a), the 900°C/N<sub>2</sub> annealed HfO<sub>2</sub> sample (b), the as-is (HfO<sub>2</sub>)<sub>0.85</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>0.15</sub> sample (c), and the 900°C/N<sub>2</sub> annealed (HfO<sub>2</sub>)<sub>0.85</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>0.15</sub> sample (d)

As pointed out previously, HfO<sub>2</sub> film crystallization temperature is increased through the alloy of Al. In addition, Hf aluminates films crystallization temperature increases when more Al is incor-

porated<sup>[3]</sup>. These facts are well correlated with the experimental observation in our study: the higher Al concentration, the higher the crystallization temperature, and hence the lower the oxygen diffu-

sion along the grain boundaries. Another reason for the reduced rate of oxygen diffusion by the addition of  $\text{Al}_2\text{O}_3$  is that  $\text{Al}_2\text{O}_3$  is known to have much lower oxygen diffusion coefficient compared to  $\text{HfO}_2$  at high temperature<sup>[16]</sup>.

### 3 Robust high-quality HfN/HfO<sub>2</sub> gate stack for advanced MOS device applications

In this part, both MOS capacitors (MOSCAPs) and MOSFETs devices with HfN/HfO<sub>2</sub> gate stack have been fabricated. The MOSCAPs were fabricated using p-Si(100) substrates. After the definition of the active area with 400nm field oxides and standard DHF-last RCA pre-gate clean, CVD HfO<sub>2</sub> films were deposited at 400°C using  $\text{Hf}[\text{OC}(\text{CH}_3)_3]_4$  and O<sub>2</sub> in a metal-organic chemical vapor deposition (MOCVD) cluster tool, followed by an in-situ PDA at 700°C in N<sub>2</sub> ambient to improve film quality. 50nm HfN capped with 100nm TaN metal stacked layers were then deposited by DC sputtering of Hf/Ta target in Ar + N<sub>2</sub> mixed gas ambient, and patterned using a Cl<sub>2</sub>-based RIE. The MOSCAPs were then rapid thermal annealed in N<sub>2</sub> at 900~1000°C for 20s for thermal stability evaluation. For n-channel MOSFETs fabrication, source/drain implantation of phosphorus with a dose of  $5 \times 10^{15} \text{cm}^{-2}$  was performed followed by RTA activation in N<sub>2</sub> at 950°C for 30s. All devices were finally subjected to back side Al metallization and the forming-gas annealing (FGA) at 420°C for 30min. EOT and flat band voltage ( $V_{fb}$ ) were simulated by taking into account the quantum mechanical correction.

Figure 5(a) shows measured  $C-V$  curve (the symbols) of a HfN/HfO<sub>2</sub> device after 1000°C post metal annealing (PMA), which is in good agreement with the simulation (the solid line). Without SN treatment, the EOT of the HfN/HfO<sub>2</sub> MOSCAP is as low as 0.82nm after FGA, and it slightly increases to 0.88nm/0.91nm after 900°C/1000°C PMA. Negligible variation of the gate leak-

age current is observed in these devices after various thermal treatments, as shown in the inset of Fig. 5(a). HRTEM is utilized to characterize these HfN/HfO<sub>2</sub> gate stacks after various RTA, as shown in Fig. 5(b). Negligible change due to RTA in the physical thickness of both HfO<sub>2</sub> and IL is seen, consistent with results in Fig. 5(a). From the HRTEM and  $C-V$  data, it appears that the IL is not the pure SiO<sub>2</sub><sup>[11]</sup>, and it has a  $k$  value of 7~8. Note





Fig. 5 (a) Comparison between  $C-V$  measurement data (symbols) and simulation data (the solid line) for HfN/HfO<sub>2</sub> n-MOSCAP after 1000°C PMA annealing (with EOT  $\approx$  0.91nm). No surface nitridation was performed before HfO<sub>2</sub> deposition. The inset shows leakage comparison measured from the HfN/HfO<sub>2</sub> MOSCAP after various PMA process. (b) Cross-sectional HRTEM images of these HfN/HfO<sub>2</sub> MOSCAPs after different thermal treatments. For FGA sample, IL is  $\sim$  0.7nm and HfO<sub>2</sub> is  $\sim$  2.2nm.

that at a gate voltage of  $V_{fb} - 1\text{V}$ , HfN/HfO<sub>2</sub> gate

stack demonstrates more than a factor of 10<sup>5</sup> reduction in the gate leakage as compared to poly Si/SiO<sub>2</sub> benchmark<sup>[17]</sup> at the same EOT (as shown in Fig. 6).




Fig. 6 Leakage versus EOT relationship for MOSCAP devices with HfN/HfO<sub>2</sub> gate stack

The work function ( $\Phi_M$ ) of HfN on HfO<sub>2</sub> is extracted from plots of  $V_{fb}$  versus EOT.  $\Phi_M$  of HfN after FGA is 4.75eV and slightly increases to 4.8eV after 1000°C PMA, and this small variation after 1000°C RTA might be related to the HfN crystallization change and/or the Fermi pinning of the metal gate work function<sup>[22]</sup>. Nevertheless, these results suggest that the HfN/HfO<sub>2</sub> interface is thermally stable.

We also investigate the reliability of 1000°C annealed HfN/HfO<sub>2</sub> gate stack. The typical stress-induced leakage current (SILC) time evolutions at four gate voltages (ranging from - 2.8V to - 3.4V) of the 1000°C RTA treated HfN/HfO<sub>2</sub> device (EOT = 0.91nm) are shown in the inset of Fig. 7. Setting  $\Delta J_g/J_{g0} = 50\%$  as failure criterion, the operating voltage for 10years lifetime is projected as 2.2V, as shown in Fig. 7.

Inset of Fig. 8(a) shows HFCV from a n-MOSFET (without SN treatment) with HfN/HfO<sub>2</sub> stack (EOT= 1.18nm from the C-V). The poly-depletion effect is suppressed as expected. Figures 8 (a) and (b) show the well-behaved electrical characteristics ( $I_d-V_g$  and  $I_d-V_d$ ) of the n-MOSFET with excellent subthreshold slope(ss) of 78mV/dec

Effective electron mobility ( $\mu_{eff}$ ) between de-




Fig. 7 Lifetime projection based on SILC of HfN/HfO<sub>2</sub> MOSCAP after 1000°C PMA with EOT = 0.91nm Failure criterion is set at 50% increment of  $J_{g0}$ . Inset shows typical SILC time evolutions at four gate voltages.




Fig. 8 (a)  $I_d-V_g$  characteristics of a n-MOSFET using HfN/HfO<sub>2</sub> gate stack (W/O surface nitridation) with EOT  $\approx$  1.18nm The inset shows HFCV measurement of the n-MOSFET; (b)  $I_d-V_d$  characteristics from the corresponding n-MOSFET

vices with and without SN is compared in Fig. 9(a), where the  $\mu_{\text{eff}}$  is measured by the split  $C-V$  method<sup>[18]</sup>. It is seen that the electron mobility is degraded in the SN device despite its larger EOT, which is attributed to the larger interface trap den-

sity ( $D_{\text{it}}$ ) due to nitrogen incorporation at the  $\text{HfO}_2/\text{Si}$ , as shown in Fig. 9(b) where  $D_{\text{it}}$  is measured by the direct-current current-voltage (DCIV) technique<sup>[19]</sup>, using interface trap capture cross section of  $0.044\text{nm}^2$ <sup>[20]</sup>.




Fig. 9 (a) SN treatment effect on effective electron mobility for  $\text{HfN}/\text{HfO}_2$  MOSFETs. The effective electron mobility is degraded for SN device despite the larger EOT. (b) DCIV measurement show that interface trap density  $D_{\text{it}}$  is  $\sim 3 \times 10^{11}/\text{cm}^2$  for fresh SN n-MOSFET (EOT  $\approx 2.04$  nm), and  $D_{\text{it}} \sim 7 \times 10^{10}/\text{cm}^2$  for fresh device W/O SN with EOT  $\approx 1.18$  nm.

#### 4 A dual-metal gate integration process for CMOS with sub-1nm EOT $\text{HfO}_2$ by using HfN replacement gate

Figure 10 illustrates a simplified process flow of the proposed HfN replacement gate process. The feasibility of this process was demonstrated using MOS capacitors. First, the devices with the  $\text{HfN}/\text{HfO}_2$  gate stack were fabricated. The process details could be found in the last section of this paper. After gate patterning, all the devices were subjected to RTA in  $\text{N}_2$  at  $1000^\circ\text{C}$  for 20s, which is adequate for source/drain dopant activation. The TaN/HfN dummy stack on some devices was then removed by standard cleaning-1 (SC-1) ( $\text{NH}_4\text{OH} + \text{H}_2\text{O}_2 + \text{H}_2\text{O}$ ) and diluted hydrofluoric acid (DHF) (1 : 100) solutions, respectively. It should be noted

that the SC-1 solution does not attack the HfN metal. Finally, a layer of Ta, Ni, or HfN ( $\sim 100\text{nm}$ ) was deposited on the exposed  $\text{HfO}_2$  gate dielectric to form the new gate electrodes. In the end, Al metallization and FGA at  $420^\circ\text{C}$  were performed to complete the devices.  $C-V$  and  $I-V$  characteristics were then measured. The EOT and  $V_{\text{th}}$  values were determined from the measured  $C-V$  curves.

In last section, we have successfully demonstrated that the EOT of the  $\text{HfN}/\text{HfO}_2$  gate stack was scaled down to less than 1nm after  $1000^\circ\text{C}$  RTA annealing. The transistor electrical characteristics are reported elsewhere<sup>[21]</sup>. However, the work function of HfN is close to the mid-gap level of silicon. In this work, by replacing the HfN dummy gate with Ta or Ni, dual-metal gates with work functions satisfying the required values for bulk CMOS transistors can be realized while maintaining a high quality sub-1nm  $\text{HfO}_2$  gate dielectric.






Fig. 10 Schematic of the dual-metal gate CMOS integration flow employing HfO<sub>2</sub> dielectric and HfN replacement gate, showing the formation of HfN/HfO<sub>2</sub> gate stack(a), selective removal of HfN dummy gate (b), formation of PMOS metal gate(c), and formation of NMOS metal gate(d)

Figure 11 compares the etch rates of HfN and HfO<sub>2</sub> by DHF solution. The etch rate of HfN is around 12nm/min while that of HfO<sub>2</sub> after 1000°C PDA is almost negligible. This demonstrates the high etch selectivity of the HfN over HfO<sub>2</sub> using DHF solution. Figure 12 examines the surface morphology of the HfO<sub>2</sub> film using atomic force microscopy (AFM) under three different conditions:




Fig. 11 Thickness variation of the HfN/HfO<sub>2</sub> gate stack (open symbol) and HfO<sub>2</sub>(solid symbol) versus etch time in diluted HF solution (1 : 100), demonstrating the high etch selectivity of HfN with respect to HfO<sub>2</sub>. The etch rate of HfN and the thickness of HfO<sub>2</sub> are determined by surface profiler and ellipsometer, respectively.




Fig. 12 AFM pictures for HfO<sub>2</sub> surfaces obtained from as-deposited film(a), after 1000°C RTA anneal (b), and 1000°C RTA followed by HfN etching in DHF solution for 6min(c)

as-deposited HfO<sub>2</sub> film, HfO<sub>2</sub> after 1000°C RTA anneal, and HfO<sub>2</sub> in HfN/HfO<sub>2</sub> stack with HfN removed by DHF solution after 1000°C RTA anneal. The root mean square (RMS) roughness variation induced by the DHF etching process is about 0.05nm, indicating that there is negligible physical damage to the HfO<sub>2</sub> film during the HfN etch process. To further examine any potential impacts on the electrical properties of HfO<sub>2</sub>, a new HfN metal layer was re-deposited onto HfO<sub>2</sub> dielectric after removing the HfN dummy gate. Figures 13 (a) and (b) compare the C-V and I-V characteristics of the

control HfN/HfO<sub>2</sub> devices (1000°C anneal, without HfN removal process) and the re-deposited HfN/HfO<sub>2</sub> devices (with re-deposited HfN gate). The identical EOT ( $\sim 0.8$ nm) and gate leakage of the devices suggest that the ultra-thin HfO<sub>2</sub> film is not physically and electrically damaged. The small difference in the  $V_{th}$  of the control and re-deposited HfN/HfO<sub>2</sub> devices could be due to the different thermal treatment employed on the HfN gate in these two groups of devices, and the dependence of metal gate work function on anneal temperature<sup>[22]</sup>.




Fig. 13 C-V (a) and I-V (b) characteristics of the control HfN/HfO<sub>2</sub> devices and re-deposited HfN/HfO<sub>2</sub> devices with HfO<sub>2</sub> EOT  $\approx 0.83$ nm

The above results suggest that HfN could be used as a dummy gate material on HfO<sub>2</sub> in a replacement gate process. In this work, Ta and Ni are used to replace HfN for NMOS and PMOS transistors, respectively. Figure 14(a) shows the high frequency C-V measurements for the Ta-gate/HfO<sub>2</sub> and Ni-gate/HfO<sub>2</sub> devices using the HfN replace-

ment gate process. The C-V hysteresis of all the devices is less than 20mV, which could be due to the high-temperature annealing effect applied to the HfN/HfO<sub>2</sub> gate stack. The C-V measurements




Fig. 14 (a) High frequency C-V curves of the HfN/HfO<sub>2</sub> control devices and re-deposited Ta/HfO<sub>2</sub>, Ni/HfO<sub>2</sub> devices with a same EOT; (b) High frequency C-V characteristics of the re-deposited Ni/HfO<sub>2</sub> devices with ultra-thin (EOT  $\approx 0.9$ nm) HfO<sub>2</sub> and remarkable  $V_{th}$  shift (+ 0.45V)

of all the devices fit well with the simulation curves, indicating negligible changes in the HfO<sub>2</sub>/Si interface quality during the HfN removal process. The work function shifts attributed to Ta and Ni with respect to HfN are  $-0.35$ eV and  $+0.45$ eV, respectively. The work function difference of  $0.8$ eV between the gate electrodes of bulk NMOS and PMOS transistors could be adequate for good device performance. For the re-deposited Ni-gate/HfO<sub>2</sub> devices, ultra-thin EOT ( $\sim 0.9$ nm) is also achieved (Fig. 14(b)) without degradation to the gate leakage (Fig. 15(b)). Figures 15(a) and (b)

compare the TDDB and the gate leakage characteristics of the re-deposited HfN/HfO<sub>2</sub>, Ta/HfO<sub>2</sub>, and Ni/HfO<sub>2</sub> devices with the HfN/HfO<sub>2</sub> control devices. It is observed that the gate leakage of Ta/HfO<sub>2</sub> (or Ni/HfO<sub>2</sub>) devices is slightly higher (or




Fig. 15 Comparison of TDDB (a) and gate leakage (b) characteristics between the control HfN/HfO<sub>2</sub> devices and re-deposited HfN/HfO<sub>2</sub>, Ta/HfO<sub>2</sub>, Ni/HfO<sub>2</sub> devices. CCS was performed at a current density of  $\sim 8 A/cm^2$  on devices with an area of  $100 \mu m \times 100 \mu m$  at room temperature. Figure 15(b) shows the leakage data from the two different sets of devices with different EOTs.

lower) than that of the HfN/HfO<sub>2</sub> control devices. This can be attributed to the lower (or higher) work function of Ta (or Ni) compared to HfN. The TDDB characteristics obtained using constant current stress (CCS) are also compared among the control HfN/HfO<sub>2</sub> devices and all the devices with re-deposited metal gates on HfO<sub>2</sub> (EOT = 1.35 nm). No significant degradation is observed after the HfN replacement gate process, as shown

in Fig. 15(a). Additionally, this HfN replacement gate process can also be applied for integration of other metal gate candidates, besides Ta and Ni, in a CMOS process employing sub-1 nm EOT HfO<sub>2</sub> gate dielectric.

## 5 Conclusion

In conclusion, we report the material and electrical properties of HfO<sub>2</sub> high- $k$  gate dielectric. In the first part, the band alignment of ALD(HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> to (100) Si substrate and thermal stability of (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> are studied. XPS valence band spectra, and O 1s energy loss spectra show continuous changes with the variation of Hf(Al) composition in (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub>.  $E_g$  and  $\Delta E_v$  values for (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> on Si(100) are determined and can be expressed by  $6.52 - 1.27x$  (eV), and  $3.03 - 0.81x$  (eV), respectively. The thermal stability of Hf aluminates and its impact on oxygen diffusivity through Hf aluminates are also studied by TEM and XPS. Our results show that both the thermal stability and the resistance to oxygen diffusion of HfO<sub>2</sub> are improved by adding Al to form Hf aluminates, and the improvement is closely correlated with the Al percentage in the films. In the second part, thermally robust high quality HfN/HfO<sub>2</sub> gate stack is demonstrated for advanced MOS device applications. Due to the superior oxygen diffusion barrier of HfN as well as the thermal stability of HfN/HfO<sub>2</sub> interface, EOT of HfN/HfO<sub>2</sub> gate stack has been successfully scaled down to less than 1 nm with excellent leakage, and long-term reliability even after 1000°C PMA, without using SN prior to HfO<sub>2</sub> deposition. Negligible variation in both the EOT and the work function of HfN/HfO<sub>2</sub> gate stack are observed upon PMA treatments up to 1000°C. The last part of the paper demonstrates a novel HfN replacement gate process as a simple approach for integrating dual-metal gates in CMOS transistors with sub-1 nm HfO<sub>2</sub> gate dielectric. The excellent thermal stability of the HfN/HfO<sub>2</sub> gate stack and the high etch se-

lectivity between HfN and HfO<sub>2</sub> allows the achievement of an ultra-thin, damage-free, low leakage HfO<sub>2</sub> gate dielectric with good TDDDB characteristics using a replacement gate process. Ta and Ni replacement metal gate electrodes are successfully demonstrated, achieving a work function difference of about 0.8eV between the NMOS and PMOS gate electrodes.

## References

- [ 1 ] Wilk G D, Wallace R M, Anthony J M. High- $k$  gate dielectrics: current status and materials properties considerations. *J Appl Phys*, 2001, 89: 5243
- [ 2 ] Kang L, Onishi K, Jeon Y, et al. MOSFET devices with polysilicon on single-layer HfO<sub>2</sub> high- $k$  dielectrics. *IEDM Tech Dig*, 2000: 35
- [ 3 ] Zhu W, Ma T P, Tamagawa T, et al. HfO<sub>2</sub> and HfAlO for CMOS: thermal stability and current transport. *IEDM Tech Dig*, 2001: 20
- [ 4 ] Harada Y, Niwa M, Lee S J, et al. Specific structural factors influencing on reliability of CVD-HfO<sub>2</sub>. *Symp VLSI Tech Dig*, 2002: 3-3-1
- [ 5 ] Choi C H, Rhee S J, Jeon T S, et al. Thermally stable CVD HfO<sub>x</sub>N<sub>y</sub> advanced gate dielectrics with poly-Si gate electrode. *IEDM Tech Dig*, 2002: 857
- [ 6 ] Kang C S, Cho H J, Onishi K, et al. Nitrogen concentration effects and performance improvement of MOSFETs using thermally stable HfO<sub>x</sub>N<sub>y</sub> gate dielectrics. *IEDM Tech Dig*, 2002: 865
- [ 7 ] Yeo Y C, Lu Q, Ranade P, et al. Dual-metal gate CMOS technology with ultra-thin silicon nitride gate dielectric. *IEEE Electron Device Lett*, 2001, 22(5): 227
- [ 8 ] Schaeffer J K, Samavedam S B, Gilmer D C, et al. Physical and electrical properties of metal gate electrodes on HfO<sub>2</sub> gate dielectrics. *J Vac Sci Technol B*, 2003, 21(1): 11
- [ 9 ] Tsai W, Ragnarsson L A, Pantisano L, et al. Performance comparison of sub-1nm sputtered TiN/HfO<sub>2</sub> nMOS and pMOSFETs. *IEDM Tech Dig*, 2003: 311
- [ 10 ] Pan J, Woo C, Yang C Y, et al. Replacement metal-gate NMOSFETs with ALD TaN/EP-Cu, PVD Ta, and PVD TaN electrode. *IEEE Electron Device Lett*, 2003, 24: 304
- [ 11 ] Kim Y, Gebara G, Freiler M, et al. Conventional n-channel MOSFET devices using single layer HfO<sub>2</sub> and ZrO<sub>2</sub> as high- $k$  gate dielectrics with polysilicon gate electrode. *IEDM Tech Dig*, 2001: 45
- [ 12 ] Wilk G D, Green M L, Ho M Y, et al. Improved film growth and flatband voltage control of ALD HfO<sub>2</sub> and Hf-Al-O with n<sup>+</sup> poly-Si gates using chemical oxides and optimized post-annealing. *VLSI Tech Dig*, 2002: 88
- [ 13 ] Yu H Y, Kang J F, Chen J D, et al. Thermally robust high quality HfN/HfO<sub>2</sub> gate stack for advanced CMOS devices. *IEDM Tech Dig*, 2003: 99
- [ 14 ] Itokawa H, Maruyama T, Miyazaki S, et al. Determination of bandgap and energy band alignment for high-dielectric-constant gate insulators using high resolution X-ray photoelectron spectroscopy. *Extended Abstracts of the 1999 Int Conf Solid State Devices and Materials*, Tokyo, 1999: 158
- [ 15 ] Bender H, Conard T, Nohira H, et al. Physical characterization of High- $k$  gate stacks deposited on HF-last surfaces. *International Workshop on Gate Isolation*, Tokyo, 2001
- [ 16 ] Green M L, Gusev E P, Degraeve R, et al. Ultrathin (< 4nm) SiO<sub>2</sub> and Si-O-N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits. *J Appl Phys*, 2001, 90: 2057
- [ 17 ] Watanabe T, Takayanagi M, Iijima R, et al. Design guideline of HfSiON gate dielectrics for 65nm CMOS generation. *Symp VLSI Tech Dig*, 2003: 19
- [ 18 ] Takagi S, Toriumi A, Iwase M, et al. On the universality of inversion layer mobility in Si MOSFETs: part I -effect of substrate impurity concentration. *IEEE Trans Electron Devices*, 1994, 12: 2357
- [ 19 ] Neugroschel A, Sah C H, Han K M, et al. Direct-current measurements of oxide and interface traps on oxidized silicon. *IEEE Trans Electron Devices*, 1995, 42: 1657
- [ 20 ] Groeseneken G, Maes H E, Beltran N, et al. A reliable approach to charge-pumping measurements in MOS transistors. *IEEE Trans Electron Devices*, 1984, 31: 42
- [ 21 ] Kang J F, et al. Sub-1nm HfN/HfO<sub>2</sub> gated NMOS transistor with high mobility and low gate leakage. *IEEE Electron Device Lett*, to be submitted
- [ 22 ] Yu H Y, Ren C, Yeo Y C, et al. Fermi pinning induced thermal instability of metal gate work functions. *IEEE Electron Device Lett*, 2004, 25: 337