Jiang Y X, Li J, Ran F, Cao J L, Yang D X. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. J. Semicond., 2009, 30(8): 084007. doi: 10.1088/1674-4926/30/8/084007.
Jiang Yuxi , Li Jiao , Ran Feng , Cao Jialin and Yang Dianxiong
Abstract: Gate-grounded NMOS (GGNMOS) devices with different device dimensions and layout floorplans have been designed and fabricated in 0.13-µm silicide CMOS technology. The snapback characteristics of these GGNMOS devices are measured using the transmission line pulsing (TLP) measurement technique. The relationships between snapback parameters and layout parameters are shown and analyzed. A TCAD device simulator is used to explain these relationships. From these results, the circuit designer can predict the behavior of the GGNMOS devices under high ESD current stress, and design area-efficient ESD protection circuits to sustain the required ESD level. Optimized layout rules for ESD protection in 0.13-µm silicide CMOS technology are also presented.
Key words: electrostatic discharge, gate-grounded NMOS, snapback characteristic, layout parameters
Jiang Y X, Li J, Ran F, Cao J L, Yang D X. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-μm silicide CMOS technology[J]. J. Semicond., 2009, 30(8): 084007. doi: 10.1088/1674-4926/30/8/084007.
Article views: 3380 Times PDF downloads: 6690 Times Cited by: 0 Times
Manuscript received: 18 August 2015 Manuscript revised: 24 March 2009 Online: Published: 01 August 2009
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2