J. Semicond. > Volume 31 > Issue 11 > Article Number: 115003

A low power 3.125 Gbps CMOS analog equalizer for serial links

Ju Hao , Zhou Yumei and Jiao Yishu

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A CMOS analog equalizer is designed to meet the different high speed communication specifications, such as USB 2.0, PCI-E and rapid IO. The proposed circuit architecture could facilitate the wide frequency scale ranging from 1 to 3.125 Gbps by adjusting the locations of pole and zero, so that the circuit can change its response accordingly as the channel characteristic alters. In order to balance the parasitic capacitors in the internal point, symmetric switches are addressed to generate the equal load for differential signals. A prototype chip was fabricated in 0.13-μm 1P8M mix-signal CMOS technology. The actual area is 0.49 × 0.5 mm2, and the analog equalizer operates up to 3.125 Gbps over 3 m RG-58 coaxial cable and 50 cm FR4-PCB trace. The overall power dissipation is approximately 14.4 mW.

Key words: analog equalizer RG-58 CMOS

[1]

Yu Yunfeng, Yue Jianlian, Xiao Shimao, Zhuang Haixiao, Ma Chengyan, Ye Tianchun. A low-power CMOS frequency synthesizer for GPS receivers. J. Semicond., 2010, 31(6): 065012. doi: 10.1088/1674-4926/31/6/065012

[2]

Zhu Zhangming, Liu Lianxi, Yang Yintang, Lei Han. A high efficiency PWM CMOS class-D audio power amplifier. J. Semicond., 2009, 30(2): 025001. doi: 10.1088/1674-4926/30/2/025001

[3]

Wang Wei, Huang Beiju, Dong Zan, Guo Weilian, Chen Hongda. A flexible logic circuit based on a MOS-NDR transistor in standard CMOS technology. J. Semicond., 2010, 31(5): 055007. doi: 10.1088/1674-4926/31/5/055007

[4]

Yu Bo, Wang Yuan, Jia Song, Zhang Ganggang. Novel mixed-voltage I/O buffer with thin-oxide CMOS transistors. J. Semicond., 2009, 30(7): 075001. doi: 10.1088/1674-4926/30/7/075001

[5]

Wang Keping, Wang Zhigong, Lei Xuemei. Noise-canceling and IP3 improved CMOS RF front-end for DRM/DAB/DVB-H applications. J. Semicond., 2010, 31(2): 025006. doi: 10.1088/1674-4926/31/2/025006

[6]

Jin Boshi, Li Lewei, Wu Qun, Yang Guohui, Zhang Kuang. A highly linear fully integrated CMOS power amplifier with an analog predistortion technique. J. Semicond., 2011, 32(5): 054006. doi: 10.1088/1674-4926/32/5/054006

[7]

Hu Xinyi, Dai Yayue, Zhang Huafeng, Zhou Jinfang, Chen Kangsheng. Rotary traveling-wave oscillator design using 0.18 μm CMOS. J. Semicond., 2010, 31(6): 065009. doi: 10.1088/1674-4926/31/6/065009

[8]

Zhu Zhangming, Li Yani, Yang Yintang. An Embedded 1.8V 10bit 120MS/s CMOS Current Steering Digital-to-Analog Converter IP Core. J. Semicond., 2008, 29(3): 588.

[9]

Huo Mingxue, Tan Xiaoyun, Liu Xiaowei, Wang Yonggang, Ren Lianfeng, Qi Xiangkun. An Integrated Four Quadrant CMOS Analog Multiplier. J. Semicond., 2006, 27(S1): 335.

[10]

Liu Haitao, Meng Qiao, Wang Zhigong, Tang Kai. Effect of a reset-MOSFET in a high-speed comparator. J. Semicond., 2009, 30(7): 075002. doi: 10.1088/1674-4926/30/7/075002

[11]

Wang Weizhi, Jin Dongming. A Rail-to-Rail Input/Output Amplifier Using Common-GateFrequency Compensation. J. Semicond., 2006, 27(11): 2025.

[12]

Chen Pufeng, Zhang Haiying, Ye Tianchun. A 1.5 V 7.656 GHz PLL with I/Q outputs for a UWB synthesizer. J. Semicond., 2010, 31(6): 065001. doi: 10.1088/1674-4926/31/6/065001

[13]

Zheng Yongzheng, Li Weinan, Xia Lingli, Huang Yumei, Hong Zhiliang. A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation. J. Semicond., 2009, 30(7): 075003. doi: 10.1088/1674-4926/30/7/075003

[14]

Wang Keping, Wang Zhigong, Zhou Jianzheng, Lei Xuemei, Zhou Mingzhu. A novel low-noise linear-in-dB intermediate frequency variable-gain amplifier for DRM/DAB tuners. J. Semicond., 2009, 30(3): 035002. doi: 10.1088/1674-4926/30/3/035002

[15]

He Wei, Zhang Zhengxuan. SOI Device Design for SEU Hardening. J. Semicond., 2006, 27(S1): 291.

[16]

Huang Jiaoying, He Yigang, Shen Fang. Design of a Novel Video-Rate Adaptive Equalizer IC. J. Semicond., 2006, 27(8): 1503.

[17]

Yang Yi, Gao Zhuo, Yang Liqiong, Huang Lingyi, Hu Weiwu. Design and analysis of a UWB low-noise amplifier in the 0.18 μm CMOS process. J. Semicond., 2009, 30(1): 015001. doi: 10.1088/1674-4926/30/1/015001

[18]

Guo Feng, Li Zhiqun, Chen Dongdong, Li Haisong, Wang Zhigong. Design of a Wideband CMOS Variable Gain Amplifier. J. Semicond., 2007, 28(12): 1967.

[19]

Zhang Fengtian, Tang Zhen'an, Wang Jiaqi, Yu Jun. A Monolithic Integrated CMOS Thermal Vacuum Sensor. J. Semicond., 2008, 29(6): 1103.

[20]

Zhu Haobo, Mao Luhong, Yu Changliang, Ma Liyuan. Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver. J. Semicond., 2007, 28(5): 676.

Search

Advanced Search >>

GET CITATION

Ju H, Zhou Y M, Jiao Y S. A low power 3.125 Gbps CMOS analog equalizer for serial links[J]. J. Semicond., 2010, 31(11): 115003. doi: 10.1088/1674-4926/31/11/115003.

Export: BibTex EndNote

Article Metrics

Article views: 2427 Times PDF downloads: 3570 Times Cited by: 0 Times

History

Manuscript received: 18 August 2015 Manuscript revised: 09 June 2010 Online: Published: 01 November 2010

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误