J. Semicond. > Volume 31 > Issue 12 > Article Number: 125007

A current-steering self-calibration 14-bit 100-MSPs DAC

Qiu Dong , Fang Sheng , Li Ran , Xie Renzhong , Yi Ting and Hong Zhiliang

+ Author Affiliations + Find other works by these authors

PDF

Abstract: This paper presents the design and implementation of a 14-bit, 100 MS/s CMOS digital-to-analog converter (DAC). Analog background self-calibration based on the concept of analog current trimming is introduced. A constant clock load switch driver, a calibration period randomization circuit and a return-to-zero output stage have been adopted to improve the dynamic performance. The chip has been manufactured in a SMIC 0.13-μm process and occupies 1.33 × 0.97 mm2 of the core area. The current consumption is 50 mA under 1.2/3.3 V dual power supplies for digital and analog, respectively. The measured differential and integral nonlinearity is 3.1 LSB and 4.3 LSB, respectively. The SFDR is 72.8 dB at a 1 MHz signal and a 100 MHz sampling frequency.

Key words: DAC

[1]

Huang Jiaoying, He Yigang, Shen Fang. Design of a Novel Video-Rate Adaptive Equalizer IC. J. Semicond., 2006, 27(8): 1503.

[2]

Qi Zhao, Ran Li, Dong Qiu, Ting Yi, Yang Liu Bill, Zhiliang Hong. A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS. J. Semicond., 2013, 34(2): 025004. doi: 10.1088/1674-4926/34/2/025004

[3]

Long Cheng, Yu Zhu, Kai Zhu, Chixiao Chen, Junyan Ren. Robust design of a 500-MS/s 10-bit triple-channel current-steering DAC in 40 nm CMOS. J. Semicond., 2013, 34(10): 105007. doi: 10.1088/1674-4926/34/10/105007

[4]

Qixing Chen, Qiyu Luo. The architecture design of a 2mW 18-bit high speed weight voltage type DAC based on dual weight resistance chain. J. Semicond., 2013, 34(3): 035010. doi: 10.1088/1674-4926/34/3/035010

[5]

Xueqing Li, Hua Fan, Qi Wei, Zhen Xu, Jianan Liu, Huazhong Yang. A 14-bit 250-MS/s current-steering CMOS digital-to-analog converter. J. Semicond., 2013, 34(8): 085013. doi: 10.1088/1674-4926/34/8/085013

[6]

Dong Li, Qiao Meng, Fei Li. A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS. J. Semicond., 2016, 37(1): 015004. doi: 10.1088/1674-4926/37/1/015004

[7]

Liu Yong, Tang Zhaohuan, Wang Zhikuan, Yang Yonghui, Yang Weidong, Hu Yonggui. Design and application of a depletion-mode NJFET in a high-voltage BiCMOS process. J. Semicond., 2010, 31(8): 084006. doi: 10.1088/1674-4926/31/8/084006

[8]

Yawei Guo, Li Li, Peng Ou, Zhida Hui, Xu Cheng, Xiaoyang Zeng. A 0.06 mm2 1.0 V 2.5 mW 10 bit 250 MS/s current-steering D/A converter in 65 nm GP CMOS process. J. Semicond., 2014, 35(6): 065002. doi: 10.1088/1674-4926/35/6/065002

[9]

Lei Zhou, Danyu Wu, Fan Jiang, Zhi Jin, Xinyu Liu. A 10 Gsps 8 bit digital-to-analog converter with a built-in self-test circuit. J. Semicond., 2013, 34(12): 125007. doi: 10.1088/1674-4926/34/12/125007

[10]

Yu Jinshan, Fu Dongbing, Li Ruzhang, Yao Yafeng, Yan Gang, Liu Jun, Zhang Ruitao, Yu Zhou, Li Tun. A direct digital frequency synthesizer with high-speed current-steering DAC. J. Semicond., 2009, 30(10): 105006. doi: 10.1088/1674-4926/30/10/105006

[11]

Yuan Ling, Ni Weining, Hao Zhikun, Shi Yin, Li Wenchang. A high speed direct digital frequency synthesizer realized by a segmented nonlinear DAC. J. Semicond., 2009, 30(9): 095003. doi: 10.1088/1674-4926/30/9/095003

[12]

Hualian Tang, Yiqi Zhuang, Xin Jing, Li Zhang. An I/Q DAC with gain matching circuit for a wireless transmitter. J. Semicond., 2013, 34(6): 065006. doi: 10.1088/1674-4926/34/6/065006

[13]

Yidie Ye, Yinshui Xia. A current-mode DAC unit circuit with smooth transition. J. Semicond., 2015, 36(7): 075006. doi: 10.1088/1674-4926/36/7/075006

[14]

Jianming Lei, Hanshu Gui, Beiwen Hu. A low glitch 12-bit current-steering CMOS DAC for CNC systems. J. Semicond., 2013, 34(2): 025007. doi: 10.1088/1674-4926/34/2/025007

[15]

Ning Xu, Fule Li, Chun Zhang, Zhihua Wang. An IP-oriented 11-bit 160 MS/s 2-channel current-steering DAC. J. Semicond., 2014, 35(12): 125011. doi: 10.1088/1674-4926/35/12/125011

[16]

Chen Run, Liu Liyuan, Li Dongmei. A Novel Multi-Stage Interpolation Filter Design Technique for High-Resolution Σ-Δ DAC. J. Semicond., 2007, 28(11): 1735.

[17]

Yijun Song, Wenyuan Li. A 6-bit 4 GS/s pseudo-thermometer segmented CMOS DAC. J. Semicond., 2014, 35(6): 065007. doi: 10.1088/1674-4926/35/6/065007

[18]

Li Dan, Liang Jiayi, Hong Zhiliang, Xu Gang. Integrated Delta-Sigma 1.5bit Power DAC with 100dB Dynamic Range. J. Semicond., 2007, 28(5): 651.

[19]

Zhen Xu, Xueqing Li, Jia'nan Liu, Qi Wei, Li Luo, Huazhong Yang. A 14-bit 500-MS/s DAC with digital background calibration. J. Semicond., 2014, 35(3): 035008. doi: 10.1088/1674-4926/35/3/035008

[20]

Chen Hao, Liu Liyuan, Li Dongmei, Zhang Chun, Wang Zhihua. A 12-bit current steering DAC with 2-dimensional gradient-error tolerant switching scheme. J. Semicond., 2010, 31(10): 105006. doi: 10.1088/1674-4926/31/10/105006

Search

Advanced Search >>

GET CITATION

Qiu D, Fang S, Li R, Xie R Z, Yi T, Hong Z L. A current-steering self-calibration 14-bit 100-MSPs DAC[J]. J. Semicond., 2010, 31(12): 125007. doi: 10.1088/1674-4926/31/12/125007.

Export: BibTex EndNote

Article Metrics

Article views: 2446 Times PDF downloads: 3737 Times Cited by: 0 Times

History

Manuscript received: 18 August 2015 Manuscript revised: 27 July 2010 Online: Published: 01 December 2010

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误