J. Semicond. > Volume 31 > Issue 6 > Article Number: 064012

Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance

Dong Yaoqi , Kong Weiran , Nhan Do , Wang Shiuh-Luen and Lee Gabriel

+ Author Affiliations + Find other works by these authors


Abstract: The erase voltage impact on the 0.18 μm triple self-aligned split-gate flash endurance is studied. An optimized erase voltage is necessary in order to achieve the best endurance. A lower erase voltage can cause more cell current degradation by increasing its sensitivity to the floating gate voltage drop, which is induced by tunnel oxide charge trapping during program/erase cycling. A higher erase voltage also aggravates the endurance degradation by introducing select gate oxide charge trapping. A progressive erase voltage method is proposed and demonstrated to better balance the two degradation mechanisms and thus further improve endurance performance.

Key words: split-gate flash endurance erase voltage


Shi Kai, Xu Mingzhen, Tan Changhua. Effects of Reverse Substrate Bias on the Endurance Degradation of FLASH Memory Devices. J. Semicond., 2006, 27(6): 1115.


Dailong Wei, Zigui Cao, Zhilin Tang. An effective approach to improve split-gate flash product data retention. J. Semicond., 2017, 38(10): 106001. doi: 10.1088/1674-4926/38/10/106001


Liang Fang, Weiran Kong, Jing Gu, Bo Zhang, Shichang Zou. A novel symmetrical split-gate structure for 2-bit per cell flash memory. J. Semicond., 2014, 35(7): 074008. doi: 10.1088/1674-4926/35/7/074008


Cao Zigui, Sun Ling, Lee Elton. Characterization of the triple-gate flash memory endurancedegradation mechanism. J. Semicond., 2009, 30(1): 014003. doi: 10.1088/1674-4926/30/1/014003


Ruru Huo, Daolin Cai, Bomy Chen, Yifeng Chen, Yuchan Wang, Yueqing Wang, Hongyang Wei, Qing Wang, Yangyang Xia, Dan Gao, Zhitang Song. Endurance characteristics of phase change memory cells. J. Semicond., 2016, 37(5): 054009. doi: 10.1088/1674-4926/37/5/054009


Shengbo Zhang, Guangjun Yang, Jian Hu, Jun Xiao. A novel sourceline voltage compensation circuit for embedded NOR flash memory. J. Semicond., 2014, 35(7): 075007. doi: 10.1088/1674-4926/35/7/075007


Xiao Deyuan, Chen Guoqing, Li Ruojia, Lu Pusheng, Chen Liangcheng, Liu Yong, Shen Qichang. Planar Split Dual Gate MOSFET:Fabrication,Design,and Layout. J. Semicond., 2007, 28(6): 923.


Liu Jiang, Wang Xueqiang, Wang Qin, Wu Dong, Zhang Zhigang, Pan Liyang, Liu Ming. A low-voltage sense amplifier for high-performance embedded flash memory. J. Semicond., 2010, 31(10): 105001. doi: 10.1088/1674-4926/31/10/105001


Guo Jiarong, Ran Feng. A new low-voltage and high-speed sense amplifier for flash memory. J. Semicond., 2011, 32(12): 125003. doi: 10.1088/1674-4926/32/12/125003


Deng Ning, Pan Liyang, Liu Zhihong, Zhu Jun, Chen Peiyi, Peng Li. Low Voltage Flash Memory Cells Using SiGe Quantum Dots for Enhancing F-N Tunneling. J. Semicond., 2006, 27(3): 454.


Jiarong Guo. A low-voltage sense amplifier with two-stage operational amplifier clamping for flash memory. J. Semicond., 2017, 38(4): 045001. doi: 10.1088/1674-4926/38/4/045001


Xu Bojuan, Du Gang, Xia Zhiliang, Zeng Lang, Han Ruqi, Liu Xiaoyan. Threshold Voltage Model of a Double-Gate MOSFET with Schottky Source and Drain. J. Semicond., 2007, 28(8): 1179.


Jie Yang, Kunpeng Jia, Yajuan Su, Yang Chen, Chao Zhao. Hysteresis analysis of graphene transistor under repeated test and gate voltage stress. J. Semicond., 2014, 35(9): 094003. doi: 10.1088/1674-4926/35/9/094003


Zhao Yi, Wan Xinggong, Xu Xiangming, Cao Gang, Bu Jiao. Breakdown Voltage and Charge to Breakdown Investigation of Gate Oxide of 0.18μm Dual Gate CMOS Process with Different Measurement Methods. J. Semicond., 2006, 27(2): 290.


Mei Bo, Bi Jinshun, Li Duoli, Liu Sinan, Han Zhengsheng. Influence of back-gate stress on the back-gate threshold voltage of a LOCOS-isolated SOI MOSFET. J. Semicond., 2012, 33(2): 024002. doi: 10.1088/1674-4926/33/2/024002


Sun Weifeng, Qian Qinsong, Wang Wen, Yi Yangbo. Thermal characteristics investigation of high voltage grounded gate-LDMOS under ESD stress conditions. J. Semicond., 2009, 30(10): 104004. doi: 10.1088/1674-4926/30/10/104004


Chaowen Liu, Jingping Xu, Lu Liu, Hanhan Lu, Yuan Huang. A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric. J. Semicond., 2016, 37(2): 024004. doi: 10.1088/1674-4926/37/2/024004


Wu Chenglong, Yang Jianhong, Cai Xueyuan, Shan Xiaofeng. Threshold voltage adjustment of organic thin film transistor by introducing a polysilicon floating gate. J. Semicond., 2010, 31(3): 034004. doi: 10.1088/1674-4926/31/3/034004


Chen Haifeng, Hao Yue, Ma Xiaohua. Effect of High-Gate-Voltage Stress on the Reverse Gated-Diode Current in LDD nMOSFET's. J. Semicond., 2008, 29(5): 875.


Shi Zhaoxia, Zhu Dazhong. Modeling and discussion of threshold voltage for a multi-floating gate FET pH sensor. J. Semicond., 2009, 30(11): 114011. doi: 10.1088/1674-4926/30/11/114011


Advanced Search >>


Dong Y Q, Kong W R, N Do, Wang S L, Lee G. Erase voltage impact on 0.18 μm triple self-aligned split-gate flash memory endurance[J]. J. Semicond., 2010, 31(6): 064012. doi: 10.1088/1674-4926/31/6/064012.

Export: BibTex EndNote

Article Metrics

Article views: 2173 Times PDF downloads: 2687 Times Cited by: 0 Times


Manuscript received: 18 August 2015 Manuscript revised: 18 January 2010 Online: Published: 01 June 2010

Email This Article

User name: