J. Semicond. > 2010, Volume 31 > Issue 7 > Article Number: 075014

Design of high speed LVDS transceiver ICs

Xu Jian , Wang Zhigong and Niu Xiaokang

+ Author Affiliations + Find other works by these authors


Abstract: The design of low-power LVDS (low voltage differential signaling) transceiver ICs is presented. The LVDS transmitter integrates a common-mode feedback control on chip, while a specially designed pre-charge circuit is proposed to improve the speed of the circuit, making the highest data rate up to 622 Mb/s. For the LVDS receiver design, the performance degradation issues are solved when handling the large input common mode voltages of the conventional LVDS receivers. In addition, the LVDS receiver also supports the failsafe function. The transceiver chips were verified with the CSMC 0.5-μm CMOS process. The measured results showed that, for the LVDS transmitter with the pre-charge technique proposed, the maximum data rate is higher than 622 Mb/s. The power consumption is 6 mA with a 5-V power supply. The LVDS receiver can work properly with a larger input common mode voltage (0.1-2.4 V) but a differential input voltage as low as 100 mV. The power consumption is only 1.2 mA with a 5-V supply at the highest data rate of 400 Mb/s. The chip set meets the TIA/EIA-644-A standards and shows its potential prospects in LVDS transmission systems.

Key words: LVDS transceiverhigh speedCMOSlow power


Advanced Search >>


Xu J, Wang Z G, Niu X K. Design of high speed LVDS transceiver ICs[J]. J. Semicond., 2010, 31(7): 075014. doi: 10.1088/1674-4926/31/7/075014.

Export: BibTex EndNote

Article Metrics

Article views: 3487 Times PDF downloads: 8507 Times Cited by: 0 Times


Manuscript received: 18 August 2015 Manuscript revised: 21 February 2010 Online: Published: 01 July 2010

Email This Article

User name: