J. Semicond. > Volume 31 > Issue 7 > Article Number: 075014

Design of high speed LVDS transceiver ICs

Xu Jian , Wang Zhigong and Niu Xiaokang

+ Author Affiliations + Find other works by these authors

PDF

Abstract: The design of low-power LVDS (low voltage differential signaling) transceiver ICs is presented. The LVDS transmitter integrates a common-mode feedback control on chip, while a specially designed pre-charge circuit is proposed to improve the speed of the circuit, making the highest data rate up to 622 Mb/s. For the LVDS receiver design, the performance degradation issues are solved when handling the large input common mode voltages of the conventional LVDS receivers. In addition, the LVDS receiver also supports the failsafe function. The transceiver chips were verified with the CSMC 0.5-μm CMOS process. The measured results showed that, for the LVDS transmitter with the pre-charge technique proposed, the maximum data rate is higher than 622 Mb/s. The power consumption is 6 mA with a 5-V power supply. The LVDS receiver can work properly with a larger input common mode voltage (0.1-2.4 V) but a differential input voltage as low as 100 mV. The power consumption is only 1.2 mA with a 5-V supply at the highest data rate of 400 Mb/s. The chip set meets the TIA/EIA-644-A standards and shows its potential prospects in LVDS transmission systems.

Key words: LVDS transceiverhigh speedCMOSlow power

[1]

Zhu Haobo, Mao Luhong, Yu Changliang, Chen Hongda, Tang Jun. A High Speed,12-Channel Parallel,Monolithic IntegratedCMOS OEIC Receiver. J. Semicond., 2007, 28(9): 1341.

[2]

Li Wenyuan, Wang Zhigong, . Low-Power CMOS IC for Function Electrical Stimulation of Nerves. J. Semicond., 2007, 28(3): 393.

[3]

Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu. A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC. J. Semicond., 2014, 35(5): 055008. doi: 10.1088/1674-4926/35/5/055008

[4]

Li Xuechu, Gao Qingyun, Qin Shicai. A Low-Power High-Frequency CMOS Peak Detector. J. Semicond., 2006, 27(10): 1707.

[5]

Zhu Minghao, Zhu Congyi, Li Wenjiang, Zhang Yaohui. A low-power high-speed driving circuit for spatial light modulators. J. Semicond., 2012, 33(2): 025013. doi: 10.1088/1674-4926/33/2/025013

[6]

Cong Gaojian, Qi Jiayue. Design of a High-Speed Low-Power 9-Port Register File. J. Semicond., 2007, 28(4): 614.

[7]

Zhang Xiaoyang, Jia Song, Wang Yuan, Zhang Ganggang. Design of Low Power and High Performance Explicit-Pulsed Flip-Flops. J. Semicond., 2008, 29(10): 2064.

[8]

Liu Ke, Yang Haigang. A CMOS Dynamic Comparator for Pipelined ADCs with Improved Speed/Power Ratio. J. Semicond., 2008, 29(1): 75.

[9]

Mingyuan Yu, Ting Li, Jiaqi Yang, Shuangshuang Zhang, Fujiang Lin, Lin He. A 1 V 186-μW 50-MS/s 10-bit subrange SAR ADC in 130-nm CMOS process. J. Semicond., 2016, 37(7): 075005. doi: 10.1088/1674-4926/37/7/075005

[10]

Binbin Wei, Jinguang Jiang. A low power high gain gain-controlled LNA + mixer for GNSS receivers. J. Semicond., 2013, 34(11): 115002. doi: 10.1088/1674-4926/34/11/115002

[11]

Liangbo Xie, Jiaxin Liu, Yao Wang, Guangjun Wen. A low-power CMOS smart temperature sensor for RFID application. J. Semicond., 2014, 35(11): 115002. doi: 10.1088/1674-4926/35/11/115002

[12]

Zhu Zhangming, Yang Yintang. A CMOS Flyback PWM Controller with Low No-Load Power Consumption. J. Semicond., 2008, 29(11): 2275.

[13]

Pang Zegui, Zhuang Yiqi, Li Xiaoming, Li Jun. A Low-Voltage, High Efficiency Power Generation Structure for UHF RFID. J. Semicond., 2008, 29(2): 293.

[14]

Najam Muhammad Amin, Zhigong Wang, Zhiqun Li, Qin Li, Yang Liu. A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology. J. Semicond., 2015, 36(4): 045005. doi: 10.1088/1674-4926/36/4/045005

[15]

Sun Yehui, Jiang Lixin, Qin Shicai. A Low Voltage Low Power CMOS 5Gb/s Transceiver. J. Semicond., 2007, 28(8): 1283.

[16]

Yin Xizhen, Ma Chengyan, Ye Tianchun, Xiao Shimao, Jin Yuhua. A low-phase-noise LC-VCO with an enhanced-Q varactor for use in a high-sensitivity GNSS receiver. J. Semicond., 2012, 33(5): 055002. doi: 10.1088/1674-4926/33/5/055002

[17]

Li Bing, Zhuang Yiqi, Long Qiang, Jin Zhao, Li Zhenrong, Jin Gang. Design of a 0.18μm CMOS multi-band compatible low power GNSS receiver RF frontend. J. Semicond., 2011, 32(3): 035007. doi: 10.1088/1674-4926/32/3/035007

[18]

Zhongxiang Cao, Quanliang Li, Ye Han, Qi Qin, Peng Feng, Liyuan Liu, Nanjian Wu. Process techniques of charge transfer time reduction for high speed CMOS image sensors. J. Semicond., 2014, 35(11): 114010. doi: 10.1088/1674-4926/35/11/114010

[19]

Ding Jingfeng, Wang Zhigong, Zhu En, Zhang Li, Wang Gui. 12Gb/s 0.25μm CMOS Low-Power 1∶4 Demultiplexer. J. Semicond., 2006, 27(1): 19.

[20]

Han Shuguang, Chi Baoyong, Wang Zhihua. A Novel Offset-Cancellation Technique for Low Voltage CMOS Differential Amplifiers. J. Semicond., 2006, 27(5): 778.

Search

Advanced Search >>

GET CITATION

Xu J, Wang Z G, Niu X K. Design of high speed LVDS transceiver ICs[J]. J. Semicond., 2010, 31(7): 075014. doi: 10.1088/1674-4926/31/7/075014.

Export: BibTex EndNote

Article Metrics

Article views: 2762 Times PDF downloads: 8507 Times Cited by: 0 Times

History

Manuscript received: 18 August 2015 Manuscript revised: 21 February 2010 Online: Published: 01 July 2010

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误