Analytical drain current model for amorphous IGZO thin-film transistors in above-threshold regime

Abstract: An analytical drain current model is presented for amorphous In–Ga–Zn–oxide thin-film transistors in the above-threshold regime, assuming an exponential trap states density within the bandgap. Using a charge sheet approximation, the trapped and free charge expressions are calculated, then the surface potential based drain current expression is developed. Moreover, threshold voltage based drain current expressions are presented using the Taylor expansion to the surface potential based drain current expression. The calculated results of the surface potential based and threshold voltage based drain current expressions are compared with experimental data and good agreements are achieved.

Key words: amorphous In–Ga–Zn–oxide (a-IGZO), thin-film transistors (TFTs), surface potential, threshold voltage, trap states

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]

[1]	Zhang Guohe, Shao Zhibiao, Zhou Kai. Threshold Voltage Model for a Fully Depleted SOI-MOSFETwith a Non-Uniform Profile. J. Semicond., 2007, 28(6): 842.
[2]	Li Ruizhen, Han Zhengsheng. An Analytical Threshold Voltage Model for Fully Depleted SOI MOSFETs. J. Semicond., 2005, 26(12): 2303.
[3]	Jian Qin, Ruohe Yao. Modeling of current-voltage characteristics for dual-gate amorphous silicon thin-film transistors considering deep Gaussian density-of-state distribution. J. Semicond., 2015, 36(12): 124005. doi: 10.1088/1674-4926/36/12/124005
[4]	Li Xiyue, Deng Wanling, Huang Junkai. A physical surface-potential-based drain current model for polysilicon thin-film transistors. J. Semicond., 2012, 33(3): 034005. doi: 10.1088/1674-4926/33/3/034005
[5]	Santosh K. Gupta, Srimanta Baishya. Modeling of cylindrical surrounding gate MOSFETs including the fringing field effects. J. Semicond., 2013, 34(7): 074001. doi: 10.1088/1674-4926/34/7/074001
[6]	Tang Junxiong, Tang Minghua, Yang Feng, Zhang Junjie, Zhou Yichun, Zheng Xuejun. A Temperature-Dependent Model for Threshold Voltage and Potential Distribution of Fully Depleted SOI MOSFETs. J. Semicond., 2008, 29(1): 45.
[7]	Xiaoyu Ma, Wanling Deng, Junkai Huang. Explicit solution of channel potential and drain current model in symmetric double-gate polysilicon TFTs. J. Semicond., 2014, 35(3): 032002. doi: 10.1088/1674-4926/35/3/032002
[8]	Lu Jingxue, Huang Fengyi, Wang Zhigong, Wu Wengang. Refinement of an Analytical Approximation of the Surface Potential in MOSFETs. J. Semicond., 2006, 27(7): 1155.
[9]	Xu Wenjie, Sun Lingling, Liu Jun, Li Wenjun, Zhang Haipeng, Wu Yanming, He Jia. A Continuous and Analytical Surface Potential Model for SOI LDMOS. J. Semicond., 2007, 28(11): 1712.
[10]	Jie Wang, Lingling Sun, Jun Liu, Mingzhu Zhou. A surface-potential-based model for AlGaN/AlN/GaN HEMT. J. Semicond., 2013, 34(9): 094002. doi: 10.1088/1674-4926/34/9/094002
[11]	Sah Chih-Tang, Jie Binbin. The Theory of Field-Effect Transistors: XI.The Bipolar Electrochemical Currents (1-2-MOS-Gates on Thin-Thick Pure-Impure Base). J. Semicond., 2008, 29(3): 397.
[12]	Jie Binbin, Sah Chih-Tang. The Theory of Field-Effect Transistors XII.The Bipolar Drift and Diffusion Currents(1-2-MOS-Gates on Thin-Thick Pure-Impure Base). J. Semicond., 2008, 29(7): 1227.
[13]	Deng Wanling, Zheng Xueren, Chen Rongsheng. A New Poly-Si TFTs DC Model for Device Characterization and Circuit Simulation. J. Semicond., 2007, 28(12): 1916.
[14]	Lin Zhaojun, Zhao Jianzhi, Zhang Min. Threshold Voltage of AIGaN/GaN HFET. J. Semicond., 2007, 28(S1): 422.
[15]	S. Theodore Chandra, N.B. Balamurugan, G. Subalakshmi, T. Shalini, G. Lakshmi Priya. Compact analytical model for single gate AlInSb/InSb high electron mobility transistors. J. Semicond., 2014, 35(11): 114003. doi: 10.1088/1674-4926/35/11/114003
[16]	Ali Ahaitouf, Abdelaziz Ahaitouf, Jean Paul Salvestrini, Hussein Srour. Accurate surface potential determination in Schottky diodes by the use of a correlated current and capacitance voltage measurements. Application to n-InP. J. Semicond., 2011, 32(10): 104002. doi: 10.1088/1674-4926/32/10/104002
[17]	Kong Ming, Guo Jianmin, Zhang Ke, Li Wenhong. A Novel CMOS Voltage Reference Based on Threshold Voltage Difference Between p-Type and n-Type MOSFETs. J. Semicond., 2007, 28(10): 1546.
[18]	Hu Shigang, Hao Yue, Ma Xiaohua, Cao Yanrong, Chen Chi, Wu Xiaofeng. Degradation of nMOS and pMOSFETs with Ultrathin Gate Oxide Under DT Stress. J. Semicond., 2008, 29(11): 2136.
[19]	Xiaoyu Chen, Hao Wang, Gongchen Sun, Xiaoyu Ma, Jianguang Gao, Wengang Wu. Resistive switching characteristic of electrolyte-oxide-semiconductor structures. J. Semicond., 2017, 38(8): 084003. doi: 10.1088/1674-4926/38/8/084003
[20]	Chaowen Liu, Jingping Xu, Lu Liu, Hanhan Lu, Yuan Huang. A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric. J. Semicond., 2016, 37(2): 024004. doi: 10.1088/1674-4926/37/2/024004

Search

GET CITATION

He H Y, Zheng X R. Analytical drain current model for amorphous IGZO thin-film transistors in above-threshold regime[J]. J. Semicond., 2011, 32(7): 074004. doi: 10.1088/1674-4926/32/7/074004.

Export: BibTex EndNote