J. Semicond. > Volume 32 > Issue 8 > Article Number: 085005

A novel low-offset dynamic comparator for sub-1-V pipeline ADCs

Yang Jinda , Wang Xianbiao , Li Li , Cheng Xu , Guo Yawei and Zeng Xiaoyang

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A novel low-offset dynamic comparator for high-speed low-voltage analog-to-digital converters (ADCs) has been proposed. In the proposed comparator, a CMOS switch takes the place of the dynamic current sources in the differential comparator, which allows the differential input transistors still to operate in the saturation region at the comparing time. This gives the proposed comparator a low offset as the differential comparator while tolerating a sub-1-V supply voltage. Additionally, it also features a larger input swing, less sensitivity to common mode voltage, and a simple relationship between the input and reference voltage. This proposed comparator with two traditional comparators has been realized by SMIC 0.13 μm CMOS technology. The contrast experimental results verify these advantages over conventional comparators. It has been used in a 12-bit 100-MS/s pipeline ADC.

Key words: comparator

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[1]

Kai Tang, Qiao Meng, Zhigong Wang, Ting Guo. A low power 20 GHz comparator in 90 nm COMS technology. J. Semicond., 2014, 35(5): 055002. doi: 10.1088/1674-4926/35/5/055002

[2]

Liu Haitao, Meng Qiao, Wang Zhigong, Tang Kai. Effect of a reset-MOSFET in a high-speed comparator. J. Semicond., 2009, 30(7): 075002. doi: 10.1088/1674-4926/30/7/075002

[3]

Huang Zhenxing, Zhou Lei, Su Yongbo, Jin Zhi. A 20-GHz ultra-high-speed InP DHBT comparator. J. Semicond., 2012, 33(7): 075003. doi: 10.1088/1674-4926/33/7/075003

[4]

Liu Ke, Yang Haigang. A CMOS Dynamic Comparator for Pipelined ADCs with Improved Speed/Power Ratio. J. Semicond., 2008, 29(1): 75.

[5]

Lei Qianqian, Xu Qiming, Chen Zhiming, Shi Yin, Lin Min, Jia Hailong. A high-performance low-power CMOS AGC for GPS application. J. Semicond., 2010, 31(2): 025005. doi: 10.1088/1674-4926/31/2/025005

[6]

Dong Li, Qiao Meng, Fei Li. A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 μm CMOS. J. Semicond., 2016, 37(1): 015004. doi: 10.1088/1674-4926/37/1/015004

[7]

Yongzhen Chen, Chixiao Chen, Zemin Feng, Fan Ye, Junyan Ren. 14-bit 100 MS/s 121 mW pipelined ADC. J. Semicond., 2015, 36(6): 065008. doi: 10.1088/1674-4926/36/6/065008

[8]

Wenwei He, Qiao Meng, Yi Zhang, Kai Tang. A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS. J. Semicond., 2014, 35(8): 085004. doi: 10.1088/1674-4926/35/8/085004

[9]

Tong Xingyuan, Zhu Zhangming, Yang Yintang. An offset cancellation technique in a switched-capacitor comparator for SAR ADCs. J. Semicond., 2012, 33(1): 015011. doi: 10.1088/1674-4926/33/1/015011

[10]

Yang Siyu, Zhang Hui, Fu Wenhui, Yi Ting, Hong Zhiliang. A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator. J. Semicond., 2011, 32(3): 035002. doi: 10.1088/1674-4926/32/3/035002

[11]

Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu. A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC. J. Semicond., 2014, 35(5): 055008. doi: 10.1088/1674-4926/35/5/055008

[12]

Jiang Li, Xu Weisheng, Yu Youling. A high-speed and high-resolution CMOS comparator with three-stage preamplifier. J. Semicond., 2010, 31(4): 045006. doi: 10.1088/1674-4926/31/4/045006

[13]

Xue Han, Hua Fan, Qi Wei, Huazhong Yang. A high SFDR 6-bit 20-MS/s SAR ADC based on time-domain comparator. J. Semicond., 2013, 34(8): 085008. doi: 10.1088/1674-4926/34/8/085008

[14]

Xiaofei Wang, Hong Zhang, Jie Zhang, Xin Du, Yue Hao. A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background. J. Semicond., 2016, 37(3): 035002. doi: 10.1088/1674-4926/37/3/035002

[15]

Fan Hua, Wei Qi, Kobenge Sekedi Bomeh, Yin Xiumei, Yang Huazhong. An 8-bit 180-kS/s differential SAR ADC with a time-domain comparator and 7.97-ENOB. J. Semicond., 2010, 31(9): 095011. doi: 10.1088/1674-4926/31/9/095011

Search

Advanced Search >>

GET CITATION

Yang J D, Wang X B, Li L, Cheng X, Guo Y W, Zeng X Y. A novel low-offset dynamic comparator for sub-1-V pipeline ADCs[J]. J. Semicond., 2011, 32(8): 085005. doi: 10.1088/1674-4926/32/8/085005.

Export: BibTex EndNote

Article Metrics

Article views: 1909 Times PDF downloads: 2969 Times Cited by: 0 Times

History

Manuscript received: 18 August 2015 Manuscript revised: 25 March 2011 Online: Published: 01 August 2011

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误