J. Semicond. > Volume 33 > Issue 12 > Article Number: 124003

Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs

Jin Xiaoshi , Liu Xi , Wu Meile , Chuai Rongyan , Jung-Hee Lee and Jong-Ho Lee

+ Author Affilications + Find other works by these authors

PDF

Abstract: A model of subthreshold characteristics for both undoped and doped double-gate (DG) MOSFETs has been proposed. The models were developed based on solution of 2-D Poisson's equation using variable separation technique. Without any fitting parameters, our proposed models can exactly reflect the degraded subthreshold characteristics due to nanoscale channel length. Also, design parameters such as body thickness, gate oxide thickness and body doping concentrations can be directly reflected from our models. The models have been verified by comparing with device simulations' results and found very good agreement.

Key words: double-gateMOSFETsdeep nanoscalemodeling

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[1]

Rajiv Sharma, Sujata Pandey, Shail Bala Jain. Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs. J. Semicond., 2012, 33(2): 024001. doi: 10.1088/1674-4926/33/2/024001

[2]

He Jin, Tao Yadong, Bian Wei, Liu Feng, Niu Xudong, Song Yan. A Carrier-Based Analytic Model for the Undoped Symmetric Double-Gate MOSFETs. J. Semicond., 2006, 27(13): 242.

[3]

Wei Sun, Dake Yang. The corner rounding modeling technique in SPICE simulations for deeply scaled MOSFETs. J. Semicond., 2013, 34(11): 114008. doi: 10.1088/1674-4926/34/11/114008

[4]

Gao Yong, Sun Liwei, Yang Yuan, Liu Jing. Characteristics of Double-Gate, Dual-Strained-Channel, Fully-Depleted SOI MOSFETs. J. Semicond., 2008, 29(2): 338.

[5]

Li Cong, Zhuang Yiqi, Han Ru. New analytical threshold voltage model for halo-doped cylindrical surrounding-gate MOSFETs. J. Semicond., 2011, 32(7): 074002. doi: 10.1088/1674-4926/32/7/074002

[6]

S. Poorvasha, B. Lakshmi. Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement. J. Semicond., 2018, 39(5): 054001. doi: 10.1088/1674-4926/39/5/054001

[7]

Jia Zhang, Haigang Yang, Jiabin Sun, Le Yu, Yuanfeng Wei. Modeling of enclosed-gate layout transistors as ESD protection device based on conformal mapping method. J. Semicond., 2014, 35(8): 085001. doi: 10.1088/1674-4926/35/8/085001

[8]

Xiaoyu Ma, Wanling Deng, Junkai Huang. Explicit solution of channel potential and drain current model in symmetric double-gate polysilicon TFTs. J. Semicond., 2014, 35(3): 032002. doi: 10.1088/1674-4926/35/3/032002

[9]

Meile Wu, Xiaoshi Jin, Rongyan Chuai, Xi Liu, Jong-Ho Lee. Simulation study on short channel double-gate junctionless field-effect transistors. J. Semicond., 2013, 34(3): 034004. doi: 10.1088/1674-4926/34/3/034004

[10]

Xu Bojuan, Du Gang, Xia Zhiliang, Zeng Lang, Han Ruqi, Liu Xiaoyan. Threshold Voltage Model of a Double-Gate MOSFET with Schottky Source and Drain. J. Semicond., 2007, 28(8): 1179.

[11]

Gao Yong, Yang Jing, Yang Yuan, Liu Jing. Characteristics of vertical double-gate dual-strained-channel MOSFETs. J. Semicond., 2009, 30(6): 064002. doi: 10.1088/1674-4926/30/6/064002

[12]

Wu Tao, Du Gang, Liu Xiaoyan, Kang Jinfeng, Han Ruqi. Characteristics of Nanometer MOSFETs with Mechanical Strain in the Channel. J. Semicond., 2006, 27(13): 415.

[13]

Sun Liwei, Gao Yong, Yang Yuan, Liu Jing. Transient Characteristic Analysis of a Double-Gate Dual-Strained-Channel SOI CMOS. J. Semicond., 2008, 29(8): 1566.

[14]

Nacereddine Lakhdar, Brahim Lakehal. Effect of gate engineering in submicron GaAs MESFET for microwave frequency applications. J. Semicond., 2016, 37(4): 044002. doi: 10.1088/1674-4926/37/4/044002

[15]

Ge Binjie, Wang Xin'an, Zhang Xing, Feng Xiaoxing, Wang Qingqin. Sigma–delta modulator modeling analysis and design. J. Semicond., 2010, 31(9): 095003. doi: 10.1088/1674-4926/31/9/095003

[16]

Liu Jun, Sun Lingling, Xu Xiaojun. RF-CMOS Modeling:RF-MOSFET Modeling for Low Power Applications. J. Semicond., 2007, 28(1): 131.

[17]

Lu Jing, Wang Yan, Ma Long, Yu Zhiping. A New Small-Signal Modeling and Extraction Method in AlGaN/GaN HEMTs. J. Semicond., 2007, 28(4): 567.

[18]

Jiangfeng Du, Peng Xu, Kang Wang, Chenggong Yin, Yang Liu, Zhihong Feng, Shaobo Dun, Qi Yu. Small signal modeling of AlGaN/GaN HEMTs with consideration of CPW capacitances. J. Semicond., 2015, 36(3): 034009. doi: 10.1088/1674-4926/36/3/034009

[19]

Wang Yongguang, Zhao Yongwu. Modeling the Effects of Adhesion Force on the Molecular-Scale Removal Mechanism in the Chemical Mechanical Polishing of Wafer. J. Semicond., 2007, 28(12): 2018.

[20]

Liu Jun, Sun Lingling, Xu Xiaojun. RF-CMOS Modeling:Parasitic Analysis for MOST On-Wafer Test Structure. J. Semicond., 2007, 28(2): 246.

Search

Advanced Search >>

GET CITATION

Jin X S, Liu X, Wu M L, Chuai R Y, J H Lee, J H Lee. Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs[J]. J. Semicond., 2012, 33(12): 124003. doi: 10.1088/1674-4926/33/12/124003.

Export: BibTex EndNote

Article Metrics

Article views: 945 Times PDF downloads: 1410 Times Cited by: 0 Times

History

Manuscript received: 03 December 2014 Manuscript revised: 21 June 2012 Online: Published: 01 December 2012

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误