J. Semicond. > Volume 33 > Issue 5 > Article Number: 055004

A 12-bit, 40-Ms/s pipelined ADC with an improved operational amplifier

Wang Yu , Yang Haigang , Yin Tao and Liu Fei

+ Author Affiliations + Find other works by these authors

PDF

Abstract: This paper proposes a 12-bit, 40-Ms/s pipelined analog-to-digital converter (ADC) with an improved high-gain and wide-bandwidth operational amplifier (opamp). Based on the architecture of the proposed ADC, the non-ideal factors of opamps are first analyzed, which have the significant impact on the ADC's resolution. Then, the compensation techniques of the ADC's opamp are presented to restrain the negative effect introduced by the gain-boosting technique and switched-capacitor common-mode-feedback structure. After analysis and optimization, the ADC implemented in a 0.35 μm standard CMOS process shows a maximum signal-to-noise distortion ratio of 60.5 dB and a spurious-free dynamic range of 74.5 dB, respectively, at a 40 MHz sample clock with over 2 Vpp input range.

Key words: pipelined ADC

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[1]

Swina Narula, Sujata Pandey. High performance 14-bit pipelined redundant signed digit ADC. J. Semicond., 2016, 37(3): 035001. doi: 10.1088/1674-4926/37/3/035001

[2]

Hui Zhang, Dan Li, Lei Wan, Hui Zhang, Haijun Wang, Yuan Gao, Feili Zhu, Ziqi Wang, Xuexin Ding. A 430 mW 16 b 170 MS/s CMOS pipelined ADC with 77.2 dB SNR and 97.6 dB SFDR. J. Semicond., 2016, 37(3): 035003. doi: 10.1088/1674-4926/37/3/035003

[3]

Nan Zhao, Qi Wei, Huazhong Yang, Hui Wang. A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR. J. Semicond., 2014, 35(9): 095009. doi: 10.1088/1674-4926/35/9/095009

[4]

Ke Wang, Chaojie Fan, Jianjun Zhou, Wenjie Pan. A 14-bit 100-MS/s CMOS pipelined ADC with 11.3 ENOB. J. Semicond., 2013, 34(8): 085015. doi: 10.1088/1674-4926/34/8/085015

[5]

Xiaofei Wang, Hong Zhang, Jie Zhang, Xin Du, Yue Hao. A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background. J. Semicond., 2016, 37(3): 035002. doi: 10.1088/1674-4926/37/3/035002

[6]

Yin Rui, Liao Youchun, Zhang Wei, Tang Zhangwen. A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC. J. Semicond., 2011, 32(2): 025006. doi: 10.1088/1674-4926/32/2/025006

[7]

Cai Xiaobo, Li Fule, Zhang Chun, Wang Zhihua. A 12 bit 100 MS/s pipelined analog to digital converter without calibration. J. Semicond., 2010, 31(11): 115007. doi: 10.1088/1674-4926/31/11/115007

[8]

Zhenhai Chen, Zongguang Yu, Jinghe Wei, Dejin Zhou, Xiaobo Su, Jiaxuan Zou. A 4 Gbps current-mode transmitter for 12-bit 250 MSPS ADC. J. Semicond., 2017, 38(8): 085008. doi: 10.1088/1674-4926/38/8/085008

[9]

Shubin Liu, Zhangming Zhu, Yintang Yang, Lianxi Liu. A programmable MDAC with power scalability. J. Semicond., 2014, 35(1): 015011. doi: 10.1088/1674-4926/35/1/015011

[10]

Wang Han, Ye Qing. An OPAMP with High DC Gain in 0.18μm Digital CMOS. J. Semicond., 2006, 27(S1): 318.

[11]

Yutong Zhang, Bei Chen, Heping Ma. A sample and hold circuit for pipelined ADC. J. Semicond., 2018, 39(11): 115002. doi: 10.1088/1674-4926/39/11/115002

[12]

Liu Nan, Chen Guoping, Hong Zhiliang. A 0.18 μm CMOS fluorescent detector system for bio-sensing application. J. Semicond., 2009, 30(1): 015002. doi: 10.1088/1674-4926/30/1/015002

[13]

Zhao Lei, Yang Yintang, Zhu Zhangming, Liu Lianxi. SHA-less architecture with enhanced accuracy for pipelined ADC. J. Semicond., 2012, 33(2): 025010. doi: 10.1088/1674-4926/33/2/025010

[14]

Li Fule, Duan Jingbo, Wang Zhihua. A High Linearity,13bit Pipelined CMOS ADC. J. Semicond., 2008, 29(3): 497.

[15]

Yin Xiumei, Zhao Nan, Sekedi Bomeh Kobenge, Yang Huazhong. A robust and simple two-mode digital calibration technique for pipelined ADC. J. Semicond., 2011, 32(3): 035001. doi: 10.1088/1674-4926/32/3/035001

[16]

Yongzhen Chen, Chixiao Chen, Zemin Feng, Fan Ye, Junyan Ren. 14-bit 100 MS/s 121 mW pipelined ADC. J. Semicond., 2015, 36(6): 065008. doi: 10.1088/1674-4926/36/6/065008

[17]

Zhou Liren, Luo Lei, Ye Fan, Xu Jun, Ren Junyan. A 12-bit 100 MS/s pipelined ADC with digital background calibration. J. Semicond., 2009, 30(11): 115007. doi: 10.1088/1674-4926/30/11/115007

[18]

Songren Huang, Hong Zhang, Zhenhai Chen, Shuang Zhu, Zongguang Yu, Hongwen Qian, Yue Hao. A 10-bit 250 MSPS charge-domain pipelined ADC with replica controlled PVT insensitive BCT circuit. J. Semicond., 2015, 36(5): 055012. doi: 10.1088/1674-4926/36/5/055012

[19]

Zhenhai Chen, Hongwen Qian, Songren Huang, Hong Zhang, Zongguang Yu. A low power time-interleaved 10-bit 250-MSPS charge domain pipelined ADC for IF sampling. J. Semicond., 2013, 34(6): 065005. doi: 10.1088/1674-4926/34/6/065005

[20]

Jia Zhou, Lili Xu, Fule Li, Zhihua Wang. A 10-bit 120-MS/s pipelined ADC with improved switch and layout scaling strategy. J. Semicond., 2015, 36(8): 085008. doi: 10.1088/1674-4926/36/8/085008

Search

Advanced Search >>

GET CITATION

Wang Y, Yang H G, Yin T, Liu F. A 12-bit, 40-Ms/s pipelined ADC with an improved operational amplifier[J]. J. Semicond., 2012, 33(5): 055004. doi: 10.1088/1674-4926/33/5/055004.

Export: BibTex EndNote

Article Metrics

Article views: 1672 Times PDF downloads: 2602 Times Cited by: 0 Times

History

Manuscript received: 20 August 2015 Manuscript revised: 09 December 2011 Online: Published: 01 May 2012

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误