J. Semicond. > Volume 33 > Issue 9 > Article Number: 095006

A novel high performance ESD power clamp circuit with a small area

Yang Zhaonian , Liu Hongxia , Li Li and Zhuo Qingqing

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A MOSFET-based electrostatic discharge (ESD) power clamp circuit with only a 10 ns RC time constant for a 0.18-μm process is proposed. A diode-connected NMOSFET is used to maintain a long delay time and save area. The special structure overcomes other shortcomings in this clamp circuit. Under fast power-up events, the gate voltage of the clamp MOSFET does not rise as quickly as under ESD events, the special structure can keep the clamp MOSFET thoroughly off. Under a falsely triggered event, the special structure can turn off the clamp MOSFET in a short time. The clamp circuit can also reject the power supply noise effectively. Simulation results show that the clamp circuit avoids fast false triggering events such as a 30 ns/1.8 V power-up, maintains a 1.2 μs delay time and a 2.14 μs turn-off time, and reduces to about 70% of the RC time constant. It is believed that the proposed clamp circuit can be widely used in high-speed integrated circuits.

Key words: electrostatic dischargeclamp circuitfalse triggeringturn-off mechanism

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]

Search

Advanced Search >>

GET CITATION

Yang Z N, Liu H X, Li L, Zhuo Q Q. A novel high performance ESD power clamp circuit with a small area[J]. J. Semicond., 2012, 33(9): 095006. doi: 10.1088/1674-4926/33/9/095006.

Export: BibTex EndNote

Article Metrics

Article views: 2001 Times PDF downloads: 6525 Times Cited by: 0 Times

History

Manuscript received: 03 December 2014 Manuscript revised: 09 April 2012 Online: Published: 01 September 2012

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误