J. Semicond. > Volume 34 > Issue 3 > Article Number: 035003

An 8-bit 100-MS/s digital-to-skew converter embedded switch with a 200-ps range for time-interleaved sampling

Xiaoshi Zhu 1, , Chixiao Chen 1, , Jialiang Xu 1, , Fan Ye 1, , and Junyan Ren 1, 2,

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A sampling switch with an embedded digital-to-skew converter (DSC) is presented. The proposed switch eliminates time-interleaved ADCs' skews by adjusting the boosted voltage. A similar bridged capacitors' charge sharing structure is used to minimize the area. The circuit is fabricated in a 0.18 μm CMOS process and achieves sub-1 ps resolution and 200 ps timing range at a rate of 100 MS/s. The power consumption is 430 μW at maximum. The measurement result also includes a 2-channel 14-bit 100 MS/s time-interleaved ADCs (TI-ADCs) with the proposed DSC switch's demonstration. This scheme is widely applicable for the clock skew and aperture error calibration demanded in TI-ADCs and SHA-less ADCs.

Key words: sample-time errordigital-to-skew converterbootstrapped switchcalibrationtime-interleaved

Abstract: A sampling switch with an embedded digital-to-skew converter (DSC) is presented. The proposed switch eliminates time-interleaved ADCs' skews by adjusting the boosted voltage. A similar bridged capacitors' charge sharing structure is used to minimize the area. The circuit is fabricated in a 0.18 μm CMOS process and achieves sub-1 ps resolution and 200 ps timing range at a rate of 100 MS/s. The power consumption is 430 μW at maximum. The measurement result also includes a 2-channel 14-bit 100 MS/s time-interleaved ADCs (TI-ADCs) with the proposed DSC switch's demonstration. This scheme is widely applicable for the clock skew and aperture error calibration demanded in TI-ADCs and SHA-less ADCs.

Key words: sample-time errordigital-to-skew converterbootstrapped switchcalibrationtime-interleaved



References:

[1]

Straayer M, Perrott M. A multi-path gated ring oscillator TDC with first-order noise shaping[J]. IEEE J Solid-State Circuits, 2009, 44(4): 1089. doi: 10.1109/JSSC.2009.2014709

[2]

Yu B, Chen C, Zhu Y. A 14-bit 200-ms/s time-interleaved ADC with sample-time error detection and cancelation[J]. IEEE Asian Solid State Circuits Conference (A-SSCC), 2011: 349.

[3]

El-Chammas M, Murmann B. A 12-gs/s 81-mw 5-bit time-interleaved flash ADC with background timing skew calibration[J]. IEEE J Solid-State Circuits, 2011, 46(4): 838. doi: 10.1109/JSSC.2011.2108125

[4]

Agnes A, Bonizzoni E, Malcovati P. A 9.4-ENOB 1 V 3.8μW 100 ks/s SAR ADC with time-domain comparator[J]. Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 2008: 246.

[1]

Straayer M, Perrott M. A multi-path gated ring oscillator TDC with first-order noise shaping[J]. IEEE J Solid-State Circuits, 2009, 44(4): 1089. doi: 10.1109/JSSC.2009.2014709

[2]

Yu B, Chen C, Zhu Y. A 14-bit 200-ms/s time-interleaved ADC with sample-time error detection and cancelation[J]. IEEE Asian Solid State Circuits Conference (A-SSCC), 2011: 349.

[3]

El-Chammas M, Murmann B. A 12-gs/s 81-mw 5-bit time-interleaved flash ADC with background timing skew calibration[J]. IEEE J Solid-State Circuits, 2011, 46(4): 838. doi: 10.1109/JSSC.2011.2108125

[4]

Agnes A, Bonizzoni E, Malcovati P. A 9.4-ENOB 1 V 3.8μW 100 ks/s SAR ADC with time-domain comparator[J]. Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 2008: 246.

[1]

Zhang Yiwen, Chen Chixiao, Yu Bei, Ye Fan, Ren Junyan. A 14-bit 200-MS/s time-interleaved ADC with sample-time error calibration. J. Semicond., 2012, 33(10): 105010. doi: 10.1088/1674-4926/33/10/105010

[2]

Zhenhai Chen, Hongwen Qian, Songren Huang, Hong Zhang, Zongguang Yu. A low power time-interleaved 10-bit 250-MSPS charge domain pipelined ADC for IF sampling. J. Semicond., 2013, 34(6): 065005. doi: 10.1088/1674-4926/34/6/065005

[3]

Yingying Chi, Dongmei Li. A 1.8 V 1.1 MS/s 96.1 dB-SFDR successive approximation register analog-to-digital converter with calibration. J. Semicond., 2013, 34(4): 045007. doi: 10.1088/1674-4926/34/4/045007

[4]

Qianqian Lei, Erhu Zhao, Fang Yuan, Min Lin, Lianbi Li, Song Feng. I/Q mismatch calibration based on digital baseband. J. Semicond., 2013, 34(7): 075007. doi: 10.1088/1674-4926/34/7/075007

[5]

Hu Xiaoyu, Zhou Yumei. A CMOS Sampling Switch for 14bit 50MHz Pipelined A/D Converter. J. Semicond., 2007, 28(9): 1488.

[6]

Xueqing Li, Hua Fan, Qi Wei, Zhen Xu, Jianan Liu, Huazhong Yang. A 14-bit 250-MS/s current-steering CMOS digital-to-analog converter. J. Semicond., 2013, 34(8): 085013. doi: 10.1088/1674-4926/34/8/085013

[7]

Wu Xiaofeng, Liu Hongxia, Su Li, Hao Yue, Li Di, Hu Shigang. A bootstrapped switch employing a new clock feed-through compensation technique. J. Semicond., 2009, 30(12): 125007. doi: 10.1088/1674-4926/30/12/125007

[8]

Sen Yue, Yiqiang Zhao, Ruilong Pang, Yun Sheng. A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC. J. Semicond., 2014, 35(5): 055009. doi: 10.1088/1674-4926/35/5/055009

[9]

Long Shanli, Shi Longxing, Wu Jianhui, Wang Pei. A 1.8V 10bit 100Msps Pipelined Analog to Digital Converter. J. Semicond., 2008, 29(5): 923.

[10]

Yutong Zhang, Bei Chen, Heping Ma. A sample and hold circuit for pipelined ADC. J. Semicond., 2018, 39(11): 115002. doi: 10.1088/1674-4926/39/11/115002

[11]

Jin Peng, Liguo Zhou, Heng Yao, Fang Yuan, Zhi Fang, Yin Shi. An IQ mismatch calibration and compensation technique for wideband wireless transceivers. J. Semicond., 2014, 35(8): 085003. doi: 10.1088/1674-4926/35/8/085003

[12]

Liguo Zhou, Jin Peng, Fang Yuan, Zhi Fang, Jun Yan, Yin Shi. A carrier leakage calibration and compensation technique for wideband wireless transceiver. J. Semicond., 2014, 35(6): 065003. doi: 10.1088/1674-4926/35/6/065003

[13]

Song Ying, Wang Yuan, Jia Song, Zhao Baoying. A VCO sub-band selection circuit for fast PLL calibration. J. Semicond., 2009, 30(8): 085010. doi: 10.1088/1674-4926/30/8/085010

[14]

Hui Zhang, Dan Li, Lei Wan, Hui Zhang, Haijun Wang, Yuan Gao, Feili Zhu, Ziqi Wang, Xuexin Ding. A 430 mW 16 b 170 MS/s CMOS pipelined ADC with 77.2 dB SNR and 97.6 dB SFDR. J. Semicond., 2016, 37(3): 035003. doi: 10.1088/1674-4926/37/3/035003

[15]

Zhiming Wang, Hui Huang, Zhifu Hu, Zhuobin Zhao, Xudong Wang, Xiaobin Luo, Jun Liu, Songyuan Yang. Comparison of on-wafer calibrations for THz InP-based PHEMTs applications. J. Semicond., 2015, 36(6): 064006. doi: 10.1088/1674-4926/36/6/064006

[16]

Nan Zhao, Qi Wei, Huazhong Yang, Hui Wang. A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR. J. Semicond., 2014, 35(9): 095009. doi: 10.1088/1674-4926/35/9/095009

[17]

Wang Junqian, Yang Haifeng, Wei Rui, Xu Jun, Ren Junyan. A fourth-order bandwidth-reconfigurable delta–sigma modulator for audio applications. J. Semicond., 2012, 33(7): 075002. doi: 10.1088/1674-4926/33/7/075002

[18]

Beichen Zhang, Bingbing Yao, Liyuan Liu, Jian Liu, Nanjian Wu. High power-efficient asynchronous SAR ADC for IoT devices. J. Semicond., 2017, 38(10): 105001. doi: 10.1088/1674-4926/38/10/105001

[19]

Dengquan Li, Liang Zhang, Zhangming Zhu, Yintang Yang. Modeling of channel mismatch in time-interleaved SAR ADC. J. Semicond., 2015, 36(9): 095007. doi: 10.1088/1674-4926/36/9/095007

[20]

Xu Lai, Yin Xiumei, Yang Huazhong. A 10-bit 100-Msps low power time-interleaved ADC using OTA sharing. J. Semicond., 2010, 31(9): 095012. doi: 10.1088/1674-4926/31/9/095012

Search

Advanced Search >>

GET CITATION

X S Zhu, C X Chen, J L Xu, F Ye, J Y Ren. An 8-bit 100-MS/s digital-to-skew converter embedded switch with a 200-ps range for time-interleaved sampling[J]. J. Semicond., 2013, 34(3): 035003. doi: 10.1088/1674-4926/34/3/035003.

Export: BibTex EndNote

Article Metrics

Article views: 1071 Times PDF downloads: 6 Times Cited by: 0 Times

History

Manuscript received: 16 May 2012 Manuscript revised: 20 October 2012 Online: Published: 01 March 2013

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误